

AD-A057 079

GENERAL ELECTRIC CO PITTSFIELD MASS
CHARACTERIZATION OF COMPLEX MICROPROCESSORS AND SUPPORT CHIPS.(U)
JUN 78 T M OSTROWSKI

F/G 9/2

F30602-77-C-0012

UNCLASSIFIED

RADC-TR-78-138

NL

1 OF 3
ADA
057079



AD A057079

AD NO. _____
DDC FILE COPY

RADC-TR-78-138
Final Technical Report
June 1978

CHARACTERIZATION OF COMPLEX MICROPROCESSORS &
SUPPORT CHIPS

Thomas M. Ostrowski

General Electric Company

Approved for public release; distribution unlimited.

ROME AIR DEVELOPMENT CENTER
Air Force Systems Command
Griffis Air Force Base, New York 12131



00 00 01 000

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

REPORT DOCUMENTATION PAGE		READ INSTRUCTIONS BEFORE COMPLETING FORM	
1. REPORT NUMBER RADC TR-78-138	2. GOVT ACCESSION NO.	3. RECIPIENT'S CATALOG NUMBER	
4. CHARACTERIZATION OF <u>COMPLEX MICROPROCESSORS</u> <u>SUPPORT CHIPS.</u> <i>and</i>		5. <u>Final Technical Report</u> Dec 76 - Jan 78	
6. AUTHOR(S) Thomas M. Ostrowski		7. PERFORMING ORG. REPORT NUMBER N/A	
8. PERFORMING ORGANIZATION NAME AND ADDRESS General Electric Company 100 Plastics Avenue Pittsfield MA 01201		9. CONTRACT OR GRANT NUMBER(s) F30602-77-C-0012 <i>new</i>	
10. CONTROLLING OFFICE NAME AND ADDRESS Rome Air Development Center (RBRM) Griffiss AFB NY 13441		11. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS 62702F 23380118	
12. MONITORING AGENCY NAME & ADDRESS (if different from Controlling Office) Same		13. REPORT DATE June 78	
14. DISTRIBUTION STATEMENT (of this Report) Approved for public release; distribution unlimited.		15. SECURITY CLASS. (of this report) UNCLASSIFIED	
16. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Report) Same 149 150		17. NUMBER OF PAGES 275	
18. SUPPLEMENTARY NOTES RADC Project Engineer: Regis C. Hilo (RBRM)			
19. KEY WORDS (Continue on reverse side if necessary and identify by block number) Microprocessor Support Devices Test Methods Electrical Testing MIL-M-38510 Slash Sheets			
20. ABSTRACT (Continue on reverse side if necessary and identify by block number) The objective of this effort was to develop high test confidence level functional tests and parametric tests for selected microprocessors and microprocessor support devices; and then generate MIL-M-38510 slash sheets for them which conformed to military standards. This included worst case test situations, critical timing and generation of new test procedures where present or accepted methods no longer apply. User and manufacturer comments made to microprocessor slash sheets/400 and /420 developed under a (cont'd)			

DD FORM 1 JAN 73 1473

EDITION OF 1 NOV 65 IS OBSOLETE

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

149 150 78 08 01 007 *alt*

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE(When Data Entered)

20 (Cont'd)

previous contract* were reviewed with device manufacturers and changes were made to the slash sheets where necessary. Military qualification of these devices was supported also as it applied to the slash sheet test methods and procedures.

*Report RADC-TR-77-91 March 77

A-038-969

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE(When Data Entered)

PREFACE

This Final Report was prepared by General Electric Ordnance Systems, 100 Plastics Avenue, Pittsfield, Massachusetts, for Rome Air Development Center, Griffiss Air Force Base, New York, under contract F30602-77-C-0012.

It covers the period December 1976 to January 1978. Mr. Regis C. Hilow, RBRM, was the RADC Project Engineer.

The work on this project was performed by the Electronic Circuits Engineering Operation and Components Engineering Unit. Project responsibility was held by Mr. Thomas M. Ostrowski of Circuit Design Engineering. Key individuals who made significant contributions to this report were Messrs. Barney Hajduk, Richard English, Larry Roller, Lawrence DeLuca, Winston Taylor, James Schwehr, David O'Connor, David Prystasz, and Clarence Carey.

ACCESSION NO.	
NTS	With Serial <input checked="" type="checkbox"/>
DOC	With Serial <input type="checkbox"/>
GRAND UNCE	<input type="checkbox"/>
JUSTIFICATION	
BY	
DISTRIBUTION/AVAILABILITY CODE	
DATE	
APPROVAL AND/OR SPECIAL	
A	

CONTENTS

	<u>Page</u>
LIST OF FIGURES	111
LIST OF TABLES	iv
SECTION I. SUMMARY	I-1
SECTION II. INTRODUCTION	II-1
SECTION III. TEST DEVELOPMENT FOR MIL-M-38510/400 AND /420 DURING QUALIFICATION	III-1
1. Data Logging	III-1
2. Tristate Delay Measurements	III-2
3. Miscellaneous Slash Sheet Changes	III-4
SECTION IV. LOADING FOR LSI DEVICES AND TRISTATE OUTPUTS	IV-1
1. Proposed T ² L Load	IV-1
2. Tristate Loading	IV-3
3. Additional Testing Considerations for Tristate	IV-8
SECTION V. PROCEDURE FOR LSI FUNCTIONAL TEST DEVELOPMENT	V-1
SECTION VI. TEST DEVELOPMENT FOR THE 2901A MICROPROCESSOR	VI-1
1. Introduction	VI-1
2. Summary of Functional Test Evaluation and Discussion	VI-1
3. Description of Added Vectors	VI-5
4. Summary of Switching Speed Tests and Discussion	VI-7
SECTION VII. OPERATION OF LOGIC INTEGRITY TESTS FOR THE 8212	VII-1
1. Introduction	VII-1
2. Circuit Description	VII-1
3. Vector and Model Development	VII-1
4. Results of Vendor C's 8212 Simulation	VII-2
5. Vendor D 8212 Simulation	VII-3
6. 3260 Test	VII-3

CONTENTS

	<u>Page</u>
SECTION VIII. DEVELOPMENT OF A LOGIC INTEGRITY TEST FOR THE 2918 QUAD D REGISTER.	VIII-1
1. Objective.	VIII-1
2. Circuit Description.	VIII-1
3. Vector Generation.	VIII-1
4. 3260 Test.	VIII-1
SECTION IX. DEVELOPMENT OF LOGIC INTEGRITY TESTS FOR THE 2905, 2906, 2907, 2915, 2916, AND 2917 QUAD BUS TRANSCEIVERS	IX-1
1. Objective.	IX-1
2. Circuit Description.	IX-1
3. Vector Generation.	IX-2
4. 3260 Test.	IX-2
APPENDIX A. ADDITIONS/CHANGES MADE TO THE PROPOSED MIL-M-38510/440.	A-1
1. Table I Additions.	A-2
ii. Revised Loads for Switching Tests.	A-10
iii. Revised Timing Diagrams.	A-12
iv. Changes to The Functional Tests.	A-23
v. Switching Speed Test Changes	A-80
vi. Changes to Table III-B of The Slash Sheet	A-106
APPENDIX B. TEST PROGRAMS AND DATA FOR THE TEKTRONIX 3260 FOR THE 8212.	B-1
APPENDIX C. TEST PROGRAM AND DATA FOR THE TEKTRONIX 3260 FOR THE 2918.	C-1
APPENDIX D. TEST PROGRAMS AND DATA FOR THE TEKTRONIX 3260 FOR THE 2915, 2916, AND 2917.	D-1

LIST OF FIGURES

	<u>Page</u>
FIGURE 4-1. Load Circuits.	IV-2
FIGURE 4-2. Propagation Delay Waveforms.	IV-3
FIGURE 4-3. Multiple-User Bus Structure.	IV-4
FIGURE 4-4. A Commonly Used Tristate Load.	IV-5
FIGURE 4-5. Loading Option for Long RC Charge Time Constants During Tristate.	IV-7
FIGURE 4-6. Test Schematic	IV-9
FIGURE 6-1. 2901A Block Diagram.	VI-11
FIGURE 7-1. Vendor C's 8212 Eight Bit Port	VII-8
FIGURE 7-2. Vendor D's 8212.	VII-9
FIGURE 7-3. D-LASAR Model for the SR Flip-Flop	VII-10
FIGURE 7-4. Clocked Data Latch	VII-10
FIGURE 7-5. Possible Inputs to SR Flip-Flop.	VII-11
FIGURE 7-6. Possible Data Latch Inputs	VII-12
FIGURE 8-1. 2918 Logic Diagram and Truth Table	VIII-2
FIGURE 8-2. Exhaustive Test Set for 2918 Latch	VIII-3
FIGURE 9-1. 2905 and 2915 - Quad Bus Transceiver With Interface Logic	IX-3
FIGURE 9-2. 2906 and 2916 - Quad Bus Transceiver With Interface Logic	IX-4
FIGURE 9-3. 2907 and 2917 - Quad Bus Transceiver With Interface Logic	IX-5

LIST OF TABLES

	<u>Page</u>
TABLE 4-1. Various Configurations and Characteristics of Figure 4-4, Tristate Load	IV-6
TABLE 4-2. Recommended Test Conditions for Tristate Output Leakage Tests	IV-10
TABLE 7-1. Test Vectors.	VII-4
TABLE 7-2. References for Propagation Delays	VII-7
TABLE 8-1. Functional Test Vectors	VIII-4
TABLE 9-1. Functional Test for The 2915, 2905.	IX-6
TABLE 9-2. Functional Test for The 2916, 2906.	IX-9
TABLE 9-3. Functional Test for The 2917, 2907.	IX-12

EVALUATION

The prime objective of this study was to electrically characterize semiconductor microprocessors and their support devices over the defined military temperature range of -55°C to $+125^{\circ}\text{C}$. This included assurance that the devices studied met established military standards, were technically accurate and electrically complete.

This effort concentrated on final vendor negotiations of the 8080A and 6800 microprocessor detail M38510 specifications. This resulted in the JAN qualification of the Intel Corp as a source for the 8080A and Motorola Semiconductor as a source for the 6800. Major emphasis in this program was also placed on electrically characterizing the 2900 bit-slice microprocessor and its support devices. Details of this work are contained in this report. Finally, the general problem area of testing a tristate output was evaluated resulting in an effective load network applicable to all tristate outputs. This network replaces several relays and other components thus saving the vendor test cost, time and providing a more reliable test panel.

RADC, as Preparing Activity of MIL-M-38510, General Specification for Microcircuits, is responsible for managing the development and preparation of detail slash sheets for this specification. This study and future studies will be expanded in the microprocessor area and accelerated to provide DOD system builders with state-of-the-art devices specified to meet military environmental requirements.

Regis C. HiLOW
REGIS C. HILOW
Project Engineer

SECTION I

SUMMARY

This report details a gate-level functional analysis performed on a microprocessor and microprocessor support devices. These results were used in the generation of MIL-M-38510 slash sheets (not included here). The characterized devices are listed below.

The microprocessor test philosophy used for this effort was established on a previous contract with RADC and was reported in Report RADC-TR-77-91, March 1977. This philosophy was further developed and presented herein as a "Procedure For LSI Functional Test Development". During that previous effort two microprocessors, 6800 and 8080A, were characterized. The qualification of these devices occurred during this contract period, and the follow-on test development is reported here also.

The test development and qualification that occurred during this contract showed that new loading philosophies should be considered. A section of this report is devoted to this subject.

Characterized Devices

2901A Four-bit microprocessor slice

2918 Quad D-Register

2905, 06, 07, 15, 16, 17 Quad-bus Transceivers

8212 Eight-bit I/O port

A-038-969

Section II

INTRODUCTION

Objective and Background

A-017-313

This characterization was an extension of a similar effort (transacted on a previous contract for RADC (F-30602-74-0159) from which developed a test philosophy for microprocessors. This philosophy which was subsequently applied to the generation of the first Mil-M-38510 microprocessor slash sheets. Additional microprocessors were identified for characterization on this contract on the basis of military needs. These additional items included other device technologies (CMOS and bipolar) and types of processors (fixed instruction vs. bit blice). In order to provide the special purpose complimentary functions that most processors require, support devices were also identified for characterization.

This report includes detailed functional block level analyses of functional tests performed on the 2901A4-bit slice central processing unit (/440) along with gate level analysis on the following microprocessor (up) support chips: 2918 quad D register (/442); 2915, 2916, 2917, 2905, 2906, 2907-quad bus transceivers (/441) and the 8212-8-Bit I/O port (/421). Included with the support chip analyses are the functional tests that were developed and the functional test programs written for the Tetronix 3260 automatic tester. These programs were used to verify device functional test operation and were devised to be compatible with the capabilities of RADC's automatic tester.

During this characterization effort, qualification of both the 6800 and the 8080A (characterized on the previous contract) was in progress. These particular slash sheet tests and their format introduced new concepts to the military slash sheets. Automatic testers were necessary and extensive dynamic functional testing was required. Some test difficulties were encountered during qualification of these devices which ultimately resulted in the refinement of some of the test concepts. Device test problems were also encountered which similarly affected the functional tests. A considerable coordinated effort was made with the processor manufacturers to arrive at practical solutions which would serve as models for similar future specifications. These problems and their solutions are discussed in detail in this report in Section III.

As the characterization progressed, the lack of a commonly accepted, simple, easily implemented tristate load was apparent. Since processors and their support chips are bus oriented, tristate leakage and propagation delay testing are a part of virtually all of the processor related slash sheets. Without standard loads and test methods there would not be a common means of comparison. Dynamic loading, in general, and tristate loading in particular were reviewed. A load is proposed in Section IV of this report for use in future slash sheets along with several variations which address particular test problems.

As a result of analyzing another type of processor (2901A-4 bit slice) and the various support chips indicated above, the previously developed μ p test philosophy was tempered and expanded upon to become a general test development approach. This approach can be applied to any LSI device for functional test development. Section V of the report, "Procedure for LSI Functional Test Development," describes this test approach.

An amendment (#1) to this contract increased the scope and time period of the contract so that another final report will be issued in mid 1978. This report will contain similar information on additional microprocessors and support chips.

SECTION III

TEST DEVELOPMENT FOR MIL-M-38510/400 AND /420 DURING QUALIFICATION

The Mil-M-38510/400 and /420 were the first two slash sheets of their type ever attempted for monolithic devices of such great complexity. Out of necessity, many of the test approaches and methods used were innovative for the slash sheets and device complexity dictated for the first time that large automatic testers were necessary.

This section reports on the major changes made to the slash sheets as a result of device qualification. It is during qualification that test methods, procedures, and limits receive their greatest scrutiny by manufacturers. At this time one manufacturer is qualified to the /400 and another to /420.

Data Logging.

Taking parametric data on a microprocessor is a time-consuming procedure even with the aid of large automatic testers. During functional testing, devices are 100% checked on a go/no-go basis against parametric limits. This is readily accomplished on these machines.

This method does not provide useful data that can be used to gage parameter/process shifts or maturity of the device over a period of time. Provisions were therefore made in the slash sheet to take data during the qualification and period checks of these devices. When considering, the reiterative process used on some testers to "home in" on a data point, estimates of the length of time required to take data per device were prohibitive (4 hrs). Testers normally measure one parameter per one device pin at any time. In this regard a major change was made to facilitate data gathering.

The areas where savings in test time could be realized were the data and address buses. The change that was made allowed parallel "monitoring" of like bus pins" while data logging only the worst-case pin delay. The term "like bus pins" defines similar output buffer data paths and output buffer construction. It cannot be assumed that this would be the case for all 8 data or all 16 address outputs. For the Vendor E 6800 the address bus had to be split into two test groups because of construction dissimilarities. Without detailed knowledge of the construction of a device, these determinations cannot be made and should not be attempted.

A further reduction in test time was also obtained by data logging only the worst-case delay of eight possible delays on the address and data buses. Since substantially less data was now being taken, it was possible to monitor these outputs whenever they were relevant for the entire vector set, including replications for worst-case timing and voltages.

Previously vector numbers were assigned to each propagation delay; and it was here that a measurement was taken. These vectors were chosen primarily on the basis of the output being relevant. Predicting where in the program the worst-case occurred was not possible with available information. It should be mentioned that with proper schematics and layouts, this still would have been very difficult to predict.

Since the new test method requires sampling the full vector set along with replications for worst-case timing and voltage, the measurements not only reflect worst-case delays, but delays through all paths.

This general approach and the changes were agreed upon by major manufacturers of these microprocessors. Consequently, Table III and the table notes of /400 and /420 were rewritten.

In the future, where data gathering for complex devices like microprocessors becomes excessively time consuming, this approach is recommended for consideration.

Tristate Delay Measurements

Two problems were encountered which relate to tristate output measurements. The first occurs primarily on clocked complex combinatorial devices. It concerns the preloaded states of tristate output buffers.

In testing one particular microprocessor for t_{PHZ} (high level to tristate level), the tristate output buffers were preloaded with "zeros" as part of the functional test. Because a race condition existed between the occurrence of the tristate and the buffer switching to its preloaded state, the device tried to switch to a logic "0" level (from a logic "1") instead of going into tristate. This condition was initiated

on a clock pulse. The tristate eventually dominates when the output buffer is disabled. However, a transient is introduced which can lead to an erroneous delay measurement. The measurement may be referenced to the transient instead of to the high impedance waveform. This can also occur for a t_{PLZ} measurement if the inputs to the output buffers are preloaded with "1's".

The solution is to preload the buffers with the logic levels that they would be switching from when going into tristate.

The second problem is related to the length of time it takes for R-C loaded outputs to reach the high impedance level. This time is highly dependent upon the ability of the resistive load to charge the load capacitance. Devices with low drive capability have large value resistive loads. Under these circumstances the propagation delay primarily consists of the charging of a load capacitance and can be an inordinately large number (600 to 800 nanoseconds (ns)).

A bus user wants to know when a bus has been released. If a bus has been released but has not had time to charge to some tristate level, the next user can drive it to the desired level. For critical timing conditions, if a 600-nanosecond delay consists of 100 ns of release time, the next user can take charge of the bus 500 ns sooner. That is why this measurement is so important.

Some possible solutions to shortening the delay contributed by the load are:

- i. decrease the load capacitance.
- ii. decrease the load resistance. It may be necessary to exceed the device load rating.

If load-contributed delay is still unmanageable, the tester can be programmed to calculate the load-contributed delay and subtract it from the measured value.

Section IV of this report goes into more detail regarding loading problems.

Miscellaneous Slash Sheet Changes

1. Pin capacitance measurements are done manually and are particularly time consuming since the values of capacitance are small and the number of measured pins per LSI package is large (≈ 36). These measurements are normally performed only for initial qualification and after process or design changes which may affect the design capacitance.

A change was made to facilitate testing. A sample of five devices is fully tested for pin capacitance and then ten additional devices are chosen for further testing. The additional testing is focused upon the data and address outputs. These outputs are grouped according to design/construction similarities as described in "Data Logging" above.

One pin (the highest measured value found in the previous 5 test devices) is chosen from each group as representative of that group and measured for each of the 10 devices.

2. A change was made to allow the test programmer to make output logic level measurements at locations in the functional test convenient to the tester or test program. Previously these measurements were made at specified vectors.

3. The minimum-temperature test limits of subgroup 12 were deleted. Worst-case measurements for these devices occur at elevated temperature.

4. Table II Group B, C, and D test requirements were changed. For all three classes of devices, subgroup 12 was deleted and for subgroups 7 and 8, testing was limited for class B devices.

SECTION IV

LOADING FOR LSI DEVICES AND TRISTATE OUTPUTS

There are two basic loads favored by manufacturers and users to test T^2L type outputs. One load, shown in Figure 4-1a, is used for standard dynamic testing and the other, a variation of the first load, shown in Figure 4-4, is used for tristate propagation delay testing. With the emergence of complex LSI devices, automatic test equipment has become a necessity for comprehensive test capability for these devices. With the large number of outputs that most LSI devices have, the present loading methods precipitate problems such as limited space on tester load cards and tester provision for changing loads under program control. Discussed here are proposed loads and solutions to these problems.

Proposed T^2L Load

Testing of LSI devices has placed new requirements upon loading of integrated circuits. Because of device complexity and, in fact, the complexity of the applied test patterns, automatic testers such as the Fairchild Sentry and Tektronix 3260 are virtually a necessity. Testing LSI devices with large numbers of outputs has caused automatic tester cards to fill up rapidly with components when using the accepted T^2L load shown in Figure 4-1a. Another problem with LSI devices is that some are dynamic in nature. They must be continuously cycled with test patterns in order to retain states necessary for making measurements such as VOL and VOH. Similar complex precondition patterns are necessary to place non-dynamic devices in their proper states although they do not require cycling of the pattern.

It would be advantageous to find one load that would use fewer components, have the characteristics of the accepted T^2L dynamic load, and be applicable to VOH, VOL testing. This would eliminate changing socket load cards and relays on socket cards for changing load configurations. It would provide a common load all manufacturers could use.

The proposed load (Figure 4-1b) is similar to the accepted T^2L load with the exception that it replaces the string of three diodes referenced to ground with a power supply voltage reference.




Figure 4-1. Load Circuits

Normally the value of R_L is chosen so that the device sink current is approximately $2/3$ (I_{OL} max). R_L' for the proposed load should be chosen so that the sink current is equal to maximum specified capability of the device under test. This allows V_{OH} & V_{OL} measurements to be made during dynamic measurements for complex devices.

The voltage V_1 of Figure 4-1b can be adjusted so that the voltage e_a' best suits the application. When making standard propagation delay measurements on devices that require a 1.5-volt reference point (Figure 4-2), V_1 should be chosen so that the load diode becomes forward biased at a voltage e_a' that is greater than the voltage reference point. In this case V_1 should equal approximately 2.5 volts. Where a reference voltage point of 1.3 volts is required, V_1 should equal approximately 2.1 volts. By avoiding a timing reference point that is at the voltage where the load diode switches, waveform discontinuities and changes in slope are also avoided.

For all tristate delay measurements V_1 (≈ 2.1 V) is chosen so that e_a' (diode threshold) equals 1.5 volts (Figure 4-2). This places the end point voltage of the tristate level nearly equidistant between the standard worst-case T^2L logic levels.




Figure 4-2. Propagation delay waveforms

Tristate Loading

Digital system designs are utilizing data-bus-oriented architecture. This is particularly true when considering microprocessors and their support chips. The theory is that multiple users of a data bus can transmit and receive on the bus provided that no two users transmit at the same time and that non-users present minimum loading to the bus. A possible multiple-user bus structure is shown in Figure 4-3.




Figure 4-3. Multiple-user bus structure

When a user is not transmitting, a high impedance is presented to the bus (tristate). If the user can receive data also, the tristate load presented to the bus is generally in the several-hundred microamp range.

The purpose of the tristate propagation delay test is to determine how fast the high impedance state is reached compared to how quickly the device can switch from high impedance to a driven state. The goal is to quantify those times so that a designer will be able to determine the necessary tristate enable/disable system timing. The next bus user should be prevented from driving the bus before the previous user releases it. If two users momentarily try to drive the same bus to opposite logic levels, significant current transients can result. This will cause voltage spikes to occur on the bus with a good chance of the same occurring to device power supply lines. In practice, device tristate enable time is generally designed to be twice as fast as tristate disable time. Ideally the best way to check for this delay is without a capacitive load so that the measured delay will be predominantly throughput delay plus output transistor switching time delay. In a system configuration, after a device has released a bus, the bus capacitance will tend to maintain the voltage on it from the previous logic state. If system timing is such that the next user cannot wait for the bus to discharge, the next user must drive the bus to the desired state and sink the discharge current of the capacitance. Capacitive loading for dynamic tristate measurements, therefore, is not a requirement.

One of the most common tristate loads resembles the standard T^2L load with two switches added. The switch positions are a function of which of the four possible tristate level measurements is being made. If the tristate load requirements could be combined (with the other load requirements) into a single load, it would greatly simplify testing. A schematic of the most commonly used tristate load circuit is shown in Figure 4-4.




Figure 4-4. A commonly used tristate load

The load actually represents four separate loads when considering the various switch positions and different capacitive loading. Table 4-1 shows the various configurations.

Circuit configurations 1 and 2 of Table 4-1 have load-capacitance-charge-time constants similar to the proposed load of Figure 4-1. The major difference is that Table 4-1 loads have a full logic voltage swing. This does not appear to be necessary, nor is it a clear advantage.

Circuit configuration 3 of Table 4-1 is electrically the same as the proposed circuit. The major difference is that the capacitance loading was changed to reduce the long charge time constant incurred during the t_{PHZ} measurement. Five picofarads maximum loading is possible with a careful bench type test fixture, but it is not at all practical for automatic testers. Most automatic testers contribute 25 to 50 picofarads of loading through wiring and socket cards.






Ckt	Measurement	Switch Position	Circuit Configuration	Characteristics
1	t_{PZL}	S1 Closed S1 Open		i voltage swing at load (≈ 4.5 to V_{OL}) ii load capacitance is discharged by the pull-down transistor dynamic on-impedance. Discharge time is determined by transistor characteristics (less than 100 ns range).
2	t_{PZH}	S1 Open S2 Closed		i voltage swing at load (V_{OH} to V_{OL}) ii load capacitance is discharged primarily by pull-up load resistor for full drive capability devices ($\approx 50 - 150 \Omega$) and is a function of the switching speed of the pull-up transistor. (less than 100 ns range)
3	t_{PLZ} t_{PHZ}	S1 Closed S2 Closed		i voltage swing at load (V_{OL} to 1.5V, V_{OH} to 1.5 V) ii capacitance reduced to 5 pf to decrease load charge time constants. iii R_L is small ($\approx 250-1 K$) for full T^2L drive capability. iv for t_{PLZ} capacitance charge time is primarily determined by R_L (less than 100 ns). v for t_{PHZ} capacitance charge time is primarily determined by R_L ($\approx 6 K$) (100 ns range).
4	t_{PLH} t_{PHL}	S1 Closed S2 Closed		i accepted T^2L load for standard propagation delay measurements.

Table 4-1. Various configurations and characteristics of Figure 4-4, tristate load

Tristate enable/disable device delay should not be swamped out by the charging of load capacitance. The problem generally occurs when a device does not have high current-drive capability; the logic "1" drive level of most all devices predominantly has the least drive. The resulting large values of load resistance present a problem with moderate capacitive loading (50 pf). Several possible solutions to this problem are outlined below:

1. Resistively overload the device for logic "1" current, (lower the effective value of R_1 Figure 4-1). Most devices are capable of a substantial amount of overdrive. This includes MOS devices but not to the level of T^2L .

The logic "1" voltage level may be invalidated during this time. One method of achieving this, while still utilizing the recommended load of Figure 4-1, is shown in Figure 4-5. Essentially, the effective value of R_1 is lowered by switching in additional loading under tester program control.



- NOTES: 1. The voltage (V) is under program control.
2. $V = -.6$ during tristate; $+5.5$ during normal testing.

Figure 4-5. Loading option for long RC charge time constants during tristate

2. Another alternative is to have the tester calculate the delay contributed by the load and subtract it from the measurement. This method can be very accurate, but it requires additional programming and data manipulation.
3. The load capacitance could be reduced to as low a value as practical.

Additional Testing Considerations for Tristate

There are two possible ways to verify if a device has gone into tristate during functional tests.

1. Force a voltage at the tristate output and measure a current. This must be done at 2.4 V or 5.5 V and again at 0.4 V. No load is required for this method.
2. Wait a specified time interval (for the output to reach its tristate level; ≈ 1.5 V) after enabling the tristate enable. Then check to see that the output voltage is between 1.0 and 2.0 V. A load is required to cause the output voltage to reach 1.5 V when the device is in high impedance.

Tristate tests should be performed twice. Once with the input to the tristate output buffer low and then again with the input high. There are two reasons why this should be done.

- a. A logical operation is performed in the circuitry where the tristate control line disables the output transistors (point a in Figure 4-6).




Figure 4-6. Test schematic

The tests should show that the diodes D1 and D2 each cause the pull-down and pull-up transistors to turn off respectively. This can only be accomplished if the output is disabled twice. Once when the input to the output buffers is a logic "1" and then again when it is a logic "0".

- b. When measuring the three-state output leakage current during parameter testing, the output is usually forced to 2.4 or 5.5 volts and then to 0.4 or 0.5 volts (Table 4-2). Most methods used today require the three-state buffer element input line to be programmed to the opposite logic state of its output forcing voltage. Others do not specify preferred states. Practice has shown that these methods do not yield the worst-case current consistently. It is recommended that the leakage tests be repeated, for a logical "0" and "1", as input conditions to the output buffer.

Logic level at input to output buffer	"1"	"0"
Forcing voltages at tristate buffer outputs	.4 or .5 V	.4 or .5 V
	2.4 or 5.5 V	2.4 or 5.5 V

Table 4-2. Recommended test conditions for tristate output leakage tests

In propagation delay testing of complex devices, problems have occurred when going into the high-impedance mode. If the output buffers happen to be preloaded with a zero and the measurement is made from the logic "1" level to tristate, race conditions occur on the next device clock cycle. The device may try to go to logic "0" before it goes to tristate. The opposite is true if the measurement is from a logic "0" to tristate and the buffer is preloaded with a "1". In both cases an automatic tester could make the output delay measurement to the discontinuity that occurs at the output rather than to the "recovered" tristate waveform.

It is therefore recommended that tristate delay measurements for clocked complex devices be performed with specific preloaded logic levels on the output buffers. For a logic "1" to tristate delay measurement, the inputs to the tristate buffers should be preloaded with "1's". The inverse applies for a logic "0" to tristate level.

In summary, the proposed load of Figure 4-1 is recommended for T²L type loading on future slash sheets. Where tristate propagation delay measurements constitute a problem because of large RC load time constants (limited drive capability of the device under test), there are several options:

- a. Calculate the delay time attributable to the load and subtract it from the measurement.

- b. Lower the effective load resistance during tristate. This would be accomplished under tester program control.
- c. Reduce the load capacitance.

This load reduces component count, allows adjustment of the threshold of the loads' switching diode and provides a simple tristate load for all users.

SECTION V

PROCEDURE FOR LSI FUNCTIONAL

TEST DEVELOPMENT

This section describes the approach which was used for the evaluation of the functional tests for the 2901A.

This philosophy was developed and used on a previous microprocessor characterization effort for RADC, but was refined and formally documented for the first time on this contract.

The approach consists of the following steps.

1. Generate a detailed functional block diagram by partitioning the processor into basic functional blocks such as registers, multiplexers, arithmetic and logic functions and identifying all data paths.
2. Test each of the basic functional blocks using proven test patterns which result in a high Test Confidence Level (TCL). In some cases, these blocks can be exhaustively tested with few vectors.
3. Generate test patterns to verify the integrity of the data and control paths.
4. Verify that all instructions perform the specified operations.
5. Include test patterns that check for known processor sensitivities. This may include vendor and user-supplied data.

A gate-level diagram, timing diagram, and a block diagram which shows the major functional areas of the microprocessor and the interconnecting data and control paths would be valuable for test development/evaluation.

However, in many instances only a timing diagram and an insufficiently detailed block diagram are available. It is then necessary to develop a detailed functional block diagram based upon the best available information and verify its accuracy with the manufacturer.

Once this is done, verification that each of the functional blocks is tested using proven test patterns must be accomplished. Following is a list of the types of tests required.

1. Verify the independence of each IC pin. This is accomplished by checking that while each pin assumes a one and a zero state all of the other pins, either individually or collectively, are in the complement state. The states of input pins have to be monitored unless they are sensitized to the outputs.
2. Verify that the control lines perform the intended functions and perform independent of the previous instruction. This is accomplished by activating each control line and checking that address, data, and status lines assume the correct state. Independence is verified by activating the control lines in a gallop type test and checking the response.
3. Check that the proper priority is maintained when two or more control signals are applied at the same time.
4. Verify the high impedance capability of the applicable data and status lines by placing them in the high impedance state and measuring the leakage current. This should be done with the input of the three-state buffer driven to both a one and a zero.
5. Verify the independence of each line in a data path and that each line can pass a one and a zero. This is accomplished by checking that while each line assumes a one and a zero state, the others, either individually or collectively, are in the complement state.
6. Verify that any identifiable multiplexer can pass both a one and a zero in each selection position.
7. For serial arithmetic adders/subtractors with unknown mechanizations apply all possible inputs (0 & 0, 0 & 1, 1 & 0, 1 & 1) to each input pair with the carry equal to zero and then with the carry equal to one. This should be done in both the add and subtract modes. The carry is either the external carry into the adder or the carry from the next least significant bit. If the subtractor is a one or two's complement subtractor, these tests will also verify that the complementing circuitry can complement both a one and a zero.

8. For logic operations apply the following input conditions to each input pair of the ALU:
 - 0 & 0, 0 & 1, 1 & 0, 1 & 1 during EXOR operations
 - 0 & 0, 0 & 1, 1 & 0 during OR operations
 - 0 & 1, 1 & 0, 1 & 1 during AND operations
9. For shift left and shift right operations, verify the shift of 0 to 0, 0 to 1, 1 to 0, and 1 to 1 in each direction.
10. Check all flip-flops for 0 to 0, 0 to 1, 1 to 0, and 1 to 1 transitions.
11. Verify that the carry-in has no effect on the ALU during logic functions.
12. Verify that special outputs such as carry, carry generate, carry propagate, overflow, etc. from an ALU operate properly; i.e., assume both a one and a zero state and that they occur at the proper time. If equations are provided for their generation verify that each of the terms in the equations affects the outputs.
13. Verify the instruction set by performing each instruction or op code at least once. Checking that only the intended instruction is performed verifies that the decode circuitry is functioning properly.
14. Verify register independence, bit independence, and integrity of unique registers such as accumulators, stack pointers, index counters, storage registers, etc. Register independence is verified by writing into one of the registers and checking that the others are not affected. Bit independence is shown by having each bit in the zero and one state with respect to all other bits which are in the complement state. Integrity is verified by insuring that transitions from 0 to 0, 0 to 1, 1 to 0, and 1 to 1 are possible for each bit of each static register.

15. If the device contains a RAM, or the unique registers are configured as a RAM, the following items should be checked as a minimum.

- a. Address Uniqueness - Verify that there are "W" independent word locations in a "W" word memory or that the unique registers are independent. This can be accomplished by writing into an address or register and verifying that it was the only address or register affected. The standard RAM tests which can be used for this are Walking-one, Walking-zero; Galloping-one, Galloping-zero; or Write Recovery.
- b. Bit Independence - Show the independence of each bit in the zero and one state with respect to all other bits which are in the complement state. This can best be accomplished with the standard Walking-one, Walking-zero test.
- c. Cell Integrity - Verify that transitions from 0 to 0, 0 to 1, 1 to 0, and 1 to 1 are possible for all bits. This can be accomplished with the Walking-one, Walking-zero test on RAM's that are more than one bit per word. For single-bit RAM's, separate tests have to be performed for the 0 to 0 and 1 to 1 transitions.
- d. Intercell Disturbance (Dynamic RAM's only) - Maximize the number of internal transitions to test for cell-to-cell interaction. This can be accomplished with the standard Galloping-one, Galloping-zero test.
- e. Data Retention (Dynamic RAM's only) - The test for data retention is described in Item 16.

15. (Continued)

It may be necessary to check the following items for certain devices.

- a. Write Recovery - Verify that transitions from a write to a read do not cause access time failures. This is accomplished by checking all possible transitions from a write to a read.
 - b. Read Modify Write Recovery (Dynamic RAM's) - Verify that transitions from a read to a write do not cause incorrect information to be written into the device. This is accomplished by checking all possible transitions from a read to a write.
 - c. Sense Amplifier Recovery (Dynamic RAM's) - Test to insure that sense amplifiers respond properly to a complement bit after repeated reads of like data.
 - d. Sense Amplifier Response (Dynamic RAM's) - Test for sense amplifier frequency response by repeatedly reading 1-0 data patterns at minimum read cycle time.
16. Check dynamic registers and buses for proper operation. The test should verify that sufficient charge is transferred in the minimum transfer time and that sufficient charge is available after the maximum storage time. This is accomplished by varying the power supply voltages, and clock amplitudes, periods, widths, and delays to set up the worst case conditions described above.

SECTION VI

TEST DEVELOPMENT FOR THE 2901A MICROPROCESSOR

Introduction

This evaluation reviewed the proposed tests which Vendor A submitted for use in the slash sheet for the 2901A. The approach used to analyze these tests is presented in Section V. The logic block diagram which was used is from Vendor A's catalog and is shown in Figure 6-1.

Summary of Functional Test Evaluation

Two sets of Vendor A's functional tests were reviewed. The first set submitted for review was in place at Vendor A's facility and contained approximately 300 vectors. The analysis disclosed several deficient areas as follows:

1. All functions were not performed by the ALU.
2. All destination codes were not checked.
3. There were vectors where the expected results could be caused by more than one set of inputs -i.e., the expected output when performing $D + Q$ could also be obtained by performing $D + A$.
4. It was not shown that C_n was irrelevant during logic functions.
5. Errors existed in the vectors -i.e., during shift tests the Y outputs were changing in reversed order of significance.

Prior to implementation of corrective action, a second set of functional tests was submitted for review. This set was more extensive and reflected Vendor A's improved test capability in a new automatic tester. This test vector set consisted of approximately 5000 vectors and was more consistent with modern test techniques for LSI devices.

After the initial evaluation of this set, Vendor A was contacted and the deficient areas were discussed. Vendor A agreed to incorporate many changes which would enhance the test. Since a modified version of the functional test had not been received from Vendor A at the time of the writing of this report it was decided to include the vectors which General Electric recommended for addition to the existing functional test.

Discussion

The following is a description of the evaluation.

1. When checking for pin independence it was found that approximate-

ly 93% of the 1256 combinations were included in the test. Vendor A was not receptive to changes in the test to improve this percentage. They indicated that if a short existed, it would be detected during parametric tests if it was not caught in the functional test. GE feels that the functional test should be a stand-alone test capable of detecting this type of fault. This allows the user to run only the functional test for screening purposes while maintaining a high level of confidence in the part. Therefore GE has included vectors to verify the independence of the remaining pin combinations.

2. The inputs that were considered as control lines were \overline{OE} and I_{8-6} . \overline{OE} was held low throughout the functional test thus keeping the Y outputs enabled. However, it should be taken high at points during the functional test where the high impedance capability of the Y outputs can be checked with the inputs of the buffers being driven both high and low. Vectors which accomplish this were added by GE.

Control inputs I_{8-6} were exercised during the functional test. However, the $RAM_{3,0}$ and $Q_{3,0}$ outputs were don't cares in all but the RAM shift and Q shift tests. It was never verified that these three-state outputs which are connected to TTL inputs internal to the 2901A can ever go into the high impedance state. GE added vectors during which the destination codes are cycled through and these outputs are monitored.

3. The data paths in the 2901A were checked for independence. It was found that the four lines from the A latch to the Y outputs were always either all 1's or all 0's. When contacted, Vendor A replied that they were considering adding tests to cover this area. However, they added, some of the other existing tests would be affected if these lines were shorted since the inputs to the ALU would also be shorted. Further investigation by GE revealed the existence of a fault which could affect the Y outputs, but not the ALU inputs, and which would not be detected if the four lines were always all 0's or all 1's. GE added vectors that test for the above mentioned fault and show data path independence.
4. During verification of the multiplexers, a problem was found in the multiplexer on the S inputs of the ALU. The B inputs were never 1's when the multiplexer was supposed to pass a 0 through the Q or A inputs. This condition is required to show that the B select input is operating properly. Vectors were added to ensure proper operation of the multiplexer.

5. The parallel adder in the ALU was thoroughly tested in that all possible combinations of inputs were added to each other with the carry equal to zero and then with the carry equal to one. This test also verified the generation of \bar{P} , \bar{G} , C_{n+4} , and OVR by the ALU. Although all possible combinations were not performed during S-R and R-S subtraction they were not necessary. The only tests required here are for the inverters used ahead of the adder during subtraction. These were done.

All four input combinations were applied to each set of inputs in the ALU during logic functions. However, it was not shown that C_n had no effect on the ALU during the logic functions. At first, Vendor A felt that because of the implementation of the carry in circuitry, it was not necessary to have $C_n = 1$. After further investigation they indicated that the test should be changed to verify the irrelevance of C_n during logic functions. GE added vectors which accomplish this.

6. The 2901A has nine instruction control lines which are used in groups of three to determine the source of the data to be operated on, the function performed by the ALU, and the destination of the result. The source, function, and destination codes are decoded by circuitry divided into three separate parts. This allows each group of three lines to be checked separately. The source and function codes were each cycled through their eight possible codes. However, the outputs of the source code tests are not unique -i.e. operating on A and B gives the same result as operating on 0 and A or D and Q. Vendor A agreed that the outputs of these tests should be unique. GE revised the source code tests to provide unique outputs and included these in the slash sheets.

The function codes were checked thoroughly. The memory was preloaded with the content equal to the address. Then all of the functions were performed while operating on A and B. This was done for every set of A and B addresses and then with the A address equal to the inverse of the B address. This applied all four possible input combinations to each set of inputs on the ALU for both the arithmetic and logic functions.

All of the destination codes were used during the test. However, the results were not always checked to verify that each one did what it was supposed to do.

The following problem areas existed in the check of the destination codes.

- a. It was not verified that the RAM was not being loaded when octal code 0 was used.
- b. It was not verified that the output of the ALU was being loaded into the RAM and that the Q register was not being loaded when octal code 2 was used.

Vendor A agreed that these codes should be checked and indicated that a modified RAM shift test and a modified Q shift test would test them. The added vectors which cycle through the destination codes thoroughly check all of them.

7. The vectors verified that the Q register and the RAM were independent. They also verified bit independence, cell integrity, and shift-left-shift-right operation of the Q register.

However, the Q register was never checked when the clock was low to verify that it was not written into on the high to low transition of the clock. GE feels that this should be checked to verify the proper operation of the Q register and has included this condition in the added vectors.

8. Address uniqueness, and shift-left-shift-right operation of the RAM were verified. The shift tests were performed only on address zero, but this was adequate since the multiplexers used for the shift operation are common to all addresses.

Cell integrity was partially checked. Additional vectors were added to the slash sheet by GE to complete these tests.

Bit independence was verified thoroughly for RAM address zero during the RAM shift test but only partially for the other addresses. Vendor A said that they would modify the RAM shift test to show bit independence for all addresses. GE repeated the existing RAM shift test for the other fifteen addresses.

Data from the RAM can be read through the A and B ports which are controlled by the A and B address lines respectively. It was verified that data could be read out through both ports at the same time and that they could be addressing the same or different memory locations. It was also verified that the A and B latches

are locked out when the clock is low and that they track the output of the RAM when the clock is high.

It was shown that the B address lines control the destination of data written into the RAM.

In test set 1 the RAM was loaded by cycling through the addresses and changing the data inputs while holding the clock low. Also the destination code was set up to load the RAM and the inputs to it changed while the clock was high. These two items verified that the RAM can be written into when the clock is low and is not changed when the clock is high. This was not included in the second set of vectors. GE feels it is important to verify the proper operation of the clock and has included these conditions in the added vectors.

9. The functional test for the 2901A was run at approximately 1 MHz. GE believes that running at the maximum clock rate provides a better test in that internal timing of the device would be worst-case checked. For the switching speed tests, the manufacturer selected the worst-case paths and these were the only ones exercised. Running the present functional test at speed (approximately 9 MHz) is not possible because many of the outputs may not stabilize in time. For example, a read-modify-write may be done on the RAM, but the new information has to propagate through the ALU to the outputs. This could take longer than the 110 nanosecond minimum clock period.

As a compromise, the test should be run with a 200 nanosecond clock period. This is to allow for the worst-case set-up and propagation delay times of the device.

A figure (13) was added to the slash sheet to cover the timing requirements for the functional test. The notes for the functional test were also clarified and the input levels changed to thresholds. Copies of the timing diagram and revised notes are included in Appendix A.

GE also included a read-modify-write test and its timing diagram shown in Appendix A. This test is designed to run with a 110-nanosecond clock period.

Description of Added Vectors

The added vectors are divided into five sets which can be found in

Appendix A. The following describes the function of each set and where it should be inserted in Table V.

Set 1 - This set of vectors should be added to Test Group 33 between Test Numbers 0442 and 0443. It cycles through the eight function codes with $C_n = 1$ to verify that C_n is irrelevant during logic functions.

Set 2 - This set of vectors should replace Test Group 33, Test Numbers 0000 through 0022. It provides a source code test that has unique outputs.

Set 3 - This set of vectors should be added to Test Group 33 after Test Number 2735. It is the expanded RAM Shifting test which is used to verify bit independence for RAM addresses one through fifteen.

Set 4 - This set of vectors should be added as Test Group 44. It is the read-modify-write test for the RAM.

Set 5 - This set of vectors should be added as Test Group 30. It was added to accomplish the following:

1. Check the destination codes to verify that the RAM and Q register are properly loaded or left unchanged by each one. It also verifies that the RAM_3 , RAM_0 , Q_3 , and Q_0 pins are in the high impedance state when they should be.
2. Show the independence of the data path from the A latch to the Y outputs.
3. Apply 1's to the B inputs of the S multiplexer while B is not selected to verify that the B select input is not S-A-1.
4. Apply many of the conditions required for the pin independence checks. The remainder were applied in the other added vectors.
5. Verify that the Y outputs are in the high impedance state when $\overline{OE} = 1$.
6. Check the Q register when the clock is low.
7. Load different RAM addresses by changing the B and D inputs while the clock is low.
8. Verify that data is not written into the RAM when the clock is high.

Summary of the Switching Speed Tests

This evaluation reviewed the switching speed tests which Vendor A had proposed for use in the slash sheet for the 2901A. The approach was different in that it proposed the use of algorithms to generate the input patterns.

To evaluate the tests, it was necessary to verify that the algorithms provided the patterns to measure all of the required switching parameters and that the worst-case paths were being exercised during the tests.

The initial review of the switching test information in the slash sheet for the 2901A revealed that it was deficient in many areas, and many questions were raised. The information presented was incomplete and confusing and, therefore, extremely difficult to evaluate. It was found that many changes would have to be made to complete and clarify the information provided.

Discussion

The following is a list of comments on the switching tests and GE's recommendations:

1. Table III C did not use standard symbols for the parameters being measured and it was not in the format used in other slash sheets. The format was revised and additional information, described in detail in the remaining comments, was added. A copy of the revised table (which is now labelled III B) is included in Appendix A.
2. The values in Table III C for the measured parameters did not agree with those given in the manufacturers' "Final Data" sheet dated June, 1977. Of greater importance, however, is the requirement that the values given can be met by all manufacturers of the 2901A. The values included in Table III B by GE are, in most instances, the worst-case value from the Vendor A and Vendor B data sheets and are given for -55°C and $+125^{\circ}\text{C}$. The worst-case values (Vendor A) were not used for the propagation delays from any of the inputs to F_3 and $F = 0$. Their data sheet specifies the delay from any input to either the Y outputs or F_3 as being equal. This would indicate a zero delay through the multiplexer and tri-state buffers on the Y outputs. Also their delay from any input to $F = 0$ is 15 to 20 nanoseconds longer than the delay from the same input to the Y outputs. Vendor B specifies these delays as being approximately equal which is more reasonable based on the functional block diagram of the device.

Values for +25°C have to be obtained from the vendors since they should be tighter than those specified for the temperature extremes.

3. The timing diagram in the preliminary slash sheet was divided into three diagrams which were not sufficient in that they reflected the way Vendor A chose to do the test on their particular tester. GE expanded these into six diagrams (Figures 7 through 12 in the slash sheet) which are clearer and which show the parameters being measured. Copies are included in Appendix A.
4. Several of the patterns were identical and therefore unnecessary in the slash sheet. Patterns 1, 3, 6 and 8 were identical, 2 and 7 were identical, 4 and 9 were identical and 5 and 10 were identical. Vendor A said they were identified separately because each one is stored on a separate page in their tester memory. GE felt that only one pattern from each group should be included in the slash sheet. A vendor could duplicate and rename any pattern desired, if it makes programming or testing easier. Therefore, patterns 3, 6, 7, 8, 9, and 10 were eliminated and the others were renumbered as follows:

Old Number	New Number
1	1
2	2
4	3
5	4
11	5

Patterns 6, 7, and 8 which will be described later were also added.

The format of the old patterns was also tester oriented and at times difficult to follow. GE rewrote them in a more general language and also developed flowcharts for them. Copies of the revised patterns and the flowcharts are included in Appendix A.

5. The outputs of these patterns were not given so it was not apparent when a measurement should be made. Vendor A has their tester learn the outputs of the patterns by running a known good device and storing the results for future comparison. This is an acceptable method if the tester being used has the learn capability and if the known good device is, in fact, good. GE feels that a listing of the outputs should be included as part of the slash sheet and be available from DESC on request. This would make it possible for anyone to use the patterns without wading through them to determine when to make a measurement. GE requested and received listings of these

outputs from Vendor A. Reviewing them helped clarify the algorithms and also uncovered some errors in the algorithm listings in the slash sheet.

6. During the analysis of the patterns, it was found that some of them contained redundancies; i.e., the same group of lines were repeated or the same variable could be measured using different portions of the same pattern. Vendor A said some of the redundancies developed as the patterns were modified to allow measurements not previously done. Since deleting some of these might destroy the intent of the test it was decided not to change the patterns.
7. During the analysis of the patterns, the question arose whether or not the worst-case paths were being used for all of the measurements. For example, in all patterns except 4 and 5 the ALU is in the ADD mode. When asked about this, Vendor A replied that the worst-case path is being exercised in all cases. GE suggested running the switching tests at the same time as the functional tests thus guaranteeing that all possible paths are exercised. Vendor A said they set up separate tests because it is important to them to differentiate between functional and parametric failures. Without having access to a complete logic diagram for the 2901A, GE cannot verify that the worst-case paths are indeed being used. GE, however, did analyze each pattern to verify that, at a minimum, all paths between blocks were exercised.

The paths from the A latch to the multiplexer on the R inputs of the ALU were never checked. This can be easily accomplished by running pattern 2 with the A inputs under test. This was added to Table III B for tests on the A inputs.

Also not checked were the $F \rightarrow B$ and $F \rightarrow Q$ paths during the measurement of delays from the clock in pattern 4. Although the data sheet specifies that the clock is not in the critical speed path if the Q register is not a source, Vendor A could not provide an explanation of why the RAM and the A or B latch did not require as long a time to operate as the Q register. Therefore GE felt that the paths through the RAM should also be exercised. Tests were added to the end of pattern 4 to exercise the $F \rightarrow B$ and $F \rightarrow Q$ paths.

8. GE also found that certain set-up times and none of the hold times given on the data sheet were being measured in the slash sheet. The set-up times not measured are B destination, D ($I = X 37$), and RAM_0 , RAM_3 , Q_0 , Q_3 . Also, the switching tests are done with the clock input at its minimum low width but never at its minimum high width, minimum

period, or maximum frequency to shift the Q register. When questioned about this, Vendor A said that these tests were done on the bench. Whether they are done on an automatic tester or on the bench they should be incorporated into the slash sheet.

In addition, the set-up times for C_n and the D inputs were not measured while they could affect loading of the Q register. The set-up time for C_n was measured only when it was affecting address zero of the RAM.

Patterns 1 and 3 have been modified to allow these measurements to be made on C_n and the D inputs. Pattern 6 was added to measure the set-up times for B destination and D ($I = X37$). Measurement of most of the hold times was incorporated into the combinational propagation delay time tests by having the return to complement occur after a hold time of 0 nanoseconds. Patterns 7 and 8 were added to measure the set-up and hold times for Q_3, Q_0, RAM_3 and RAM_0 .

The minimum high time and maximum frequency to shift the Q register were incorporated into the functional test which is now going to be at 5 MHz. GE added a read-modify-write test which is run at the minimum-clock period.

9. It was also found that Table I did not specify any of the parameters that were being measured in the switching tests. These were added and a copy of the revised Table is included in Appendix A. The loads called out for the switching tests have also been modified to better represent what the device will see in actual use. The device is now run at full load during the switching tests. Also, the revised load can be used on three-state outputs without requiring the opening and closing of switches as was necessary with the previous load. A copy of the new loads is included in Appendix A.




FIGURE 6-1. 2901A BLOCK DIAGRAM

SECTION VII

GENERATION OF LOGIC INTEGRITY TESTS FOR THE 8212

Introduction

Test vector development for the 8212 consisted of the following:

1. hand generation of an initial vector set
2. computer simulation to check the test vector effectiveness for Vendor C's 8212
3. modification of the vector set to catch undetected faults
4. computer simulation to check the test vector effectiveness for Vendor D's 8212
5. modification of the set to check undetected faults
6. development of Tektronix S-3260 test
7. testing of devices with test vectors

Circuit Description

The 8212 input/output port consists of an 8-bit latch with 3-state output buffers along with control and device selection logic. Also included is a service request flip-flop for the generation and control of interrupts to the microprocessor. The device can be used to implement latches, gated buffers or multiplexers.

Vector and Model Development

Figures 7-1 and 7-2, respectively, illustrate Vendor C's and Vendor D's 8212 implementation. The devices are functionally identical, but have differences in their combinational circuits.

The D-LASAR computer simulation required that both 8212's be modeled at the gate level. Since the exact implementation of the service request (SR) and the data flip-flops is unknown, models were chosen based upon the manufacturer's functional descriptions.

The SR flip-flop was modeled as the D-type flip-flop shown in Figure 7-3. This model was suggested by the D-LASAR user's manual as one that would not exhibit race conditions that the simulation program could not handle.

The data latch model is shown in Figure 7-4. It has the following characteristics:

1. Input data is latched to the output when the clock goes from 1 to 0.
2. The reset input is effective only when the clock is at 0.
3. When the clock is 1 (reset can be 1 or 0), the output tracks the input.

Since the eight data latches are identical, only one was included in the computer simulation model. This simplification saved computing time since the program would have treated each latch separately and generated an unnecessarily large number of vectors.

Results of Vendor C's 8212 Simulation

The program evaluated the 34 hand-generated vectors on Vendor C's 8212, added three buffer vectors to prevent race-conditions, and listed several failures that were not caught. These 37 vectors (1 - 37 in Table 7-1) result in a Test Confidence Level (TCL) of 92.6%. Three of the failures not caught are undetectable. These are stuck-at-one (S-A-1) failures indicated by the Xs in Figure 7-3. The remaining failures not caught were a stuck-at-zero (S-A-0) fault on an input of the NOR gate feeding the SR flip-flop (Figure 7-1) and faults that can be detected by placing the output drivers in the high impedance (HiZ) state and checking output leakage.

Since the gate level implementation of the latches is unknown, all possible input conditions were applied to the latches by appending the vector set.

Figure 7-5 lists all possible conditions for the SR flip-flop. A \uparrow indicates a 0 to 1 transition, a \downarrow indicates the inverse. Figure 7-6 lists all possible input conditions for the data latches. Next to each input in Figure 7-5 and 7-6 are two numbers corresponding to the vectors, from Table 7-1, that provide the input conditions. Since vectors 1 through 37 cover the majority of latch input conditions, it was certain that the remaining input conditions could be checked without a large expansion of the vector set. Thus, vectors 38 through 56 in Table 7-1, were added to cover the input conditions and to cover the S-A-0 fault at the NOR gate input. Finally, 8 more vectors (57 - 64) were added to verify the independence of each data latch. (Three input conditions to the SR flip-flop were inadvertently left unchecked by the vector set developed thus far. The unchecked conditions were later covered by vectors 70 - 73).

Vendor D 8212 Simulation

Examination of Vendor D's implementation revealed that although the combinational network performed a function identical to the network in Vendor C's device, the required test vectors were not necessarily identical. The latches might not be implemented identically to Vendor C's, but they are tested exhaustively by vectors 1 through 56, and therefore need no additional consideration.

Vendor D's device (with only one data latch) was simulated using the D-LASAR program. Vectors 1 through 56 were applied. The results indicated that a stuck-at-one fault was not checked on the gate input marked by an X in Figure 7-2. Thus, vectors 65 through 69 were added to insure a check on this fault.

The last group of vectors in Table 7-1 placed the drivers in the HiZ state. By performing output leakage tests the HiZ state is verified.

All the vectors in Table 7-1 constitute a 100% TCL for functional testing (assuming the leakage tests are performed) of Vendor C's and D's 8212s.

3260 Test

A test program was developed to be run on the Tektronix 3260 tester. This program functionally tests the device by applying the set of input vectors described above to the device and checking the resulting output states against the expected output vectors. Included in the program are several propagation delay measurements. The reference Table for these measurements is Table 7-2. Appendix B contains the wiring list for the socket card, a copy of the test program, test pattern file, pin assignment program, and load card diagram.

Table 7-1. Test vectors

SYMBOL	MIL-STD-883 METHOD	CASE	TERMINAL CONDITIONS (PINS NOT DESIGNATED ARE OPEN)																								MEASUREMENT TERMINAL			
			TEST NO.	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23		24		
7 (T _A = 25°C)	3014			DS ₁	MD	DI ₁	DO ₁	DI ₂	DO ₂	DI ₃	DO ₃	DI ₄	DO ₄	STB	GND	DS ₂	CLR	DO ₅	DI ₅	DO ₆	DI ₆	DO ₇	DI ₇	DO ₈	DI ₈	INT	VCC	All Outputs		
		1	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B		A	A
		2	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B		A	A
		3	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B		A	A
		4	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B		A	A
		5	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B		A	A
		6	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B		A	A
		7	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B		A	A
		8	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B		A	A
		9	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B		A	A
		10	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B		A	A
		11	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B		A	A
		12	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B		A	A
		13	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B		A	A
		14	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B		A	A
		15	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B		A	A
		16	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B		A	A
		17	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B		A	A
		18	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B		A	A
		19	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B		A	A
		20	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B		A	A
		21	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B		A	A
		22	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B		A	A
		23	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B		A	A
		24	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B		A	A
		25	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B		A	A
		26	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B		A	A
27	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A	B	B	A	A			

- NOTES:
1. L = 0.45V Max H = 3.65V Min
 2. A = 2.0V B = 0.85V
 3. Z = High Impedance State
- I_{OZ} = + 20 μA Max at V_O = .45 and 4.5V

SUBGROUP	SYMBOL	MIL-STD-883 METHOD	CASE	TERMINAL CONDITIONS (PINS NOT DESIGNATED ARE OPEN)																MEASUREMENT TERMINAL														
				1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16		17	18	19	20	21	22	23	24						
3014	Truth Table Test			TEST NO.	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53				
				DS1	A	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	
				MD	A	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	
				DI1	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	
				DO1	L	L	L	L	H	H	H	H	L	L	L	L	H	H	H	H	L	L	L	L	H	H	H	H	L	L	L	L	H	
				DI2	B	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B
				DO2	L	L	L	L	H	H	H	H	L	L	L	L	H	H	H	H	L	L	L	L	H	H	H	H	L	L	L	L	H	
				DI3	B	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B
				DO3	L	L	L	L	H	H	H	H	L	L	L	L	H	H	H	H	L	L	L	L	H	H	H	H	L	L	L	L	H	
				DI4	B	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B
				DO4	L	L	L	L	H	H	H	H	L	L	L	L	H	H	H	H	L	L	L	L	H	H	H	H	L	L	L	L	H	
				STB	B	B	B	B	B	B	B	B	A	A	B	A	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B
				GND	A	A	A	A	A	A	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B
				DS2	A	A	B	B	B	A	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B
				CLR	A	A	B	B	B	A	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B
				DO5	L	L	L	L	H	H	H	H	L	L	L	L	H	H	H	H	L	L	L	L	H	H	H	H	L	L	L	L	H	
				DI5	B	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B
				DO6	L	L	L	L	H	H	H	H	L	L	L	L	H	H	H	H	L	L	L	L	H	H	H	H	L	L	L	L	H	
				DI6	B	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B	A	B
				DO7	L	L	L	L	H	H	H	H	L	L	L																			

NOTES:

1. L = 0.45V Max H = 3.65V Min
2. A = 2.0V B = 0.85V
3. Z = High Impedance State
IOZ = + 20 μ A Max at V_O = .45

Table 7-1. Test vectors - (Continued)

[illegible]

NOTES: 1. L = 0.45V Max H = 3.65V Min
2. A = 2.0V B = 0.85V
3. Z = High Impedance State
I_{OZ} = \pm 20 μ A Max at V_O = .45 and 4.5V

SUBGROUP	SYMBOL	MIL-STD-883 METHOD	CASE	TEST LIMITS																														
				TEST NO.	DS1	NO	DI ₁	DO ₁	DI ₂	DO ₂	DI ₃	DO ₃	DI ₄	DO ₄	STB	GRD	DS ₂	CL ₂	DO ₅	DI ₅	DO ₆	DI ₆	DO ₇	DI ₇	DO ₈	DI ₈	INT	V _{CC}	MEASUREMENT TERMINAL	MIN	MAX	UNITS		
S T ₁ = 25°C	F _{PHL1}	1003	163	GRD	→	4.5V	IN-A	OUT	IN-A	OUT	IN-A	OUT	IN-A	OUT	IN-A	OUT	4.5V	→	4.5V	→	OUT	IN-A	OUT	IN-A	OUT	IN-A	OUT	IN-A	→	5.0V	DO ₁	30	ns	→
			164																												DO ₂	→	→	
			165																												DO ₃	→	→	
			166																												DO ₄	→	→	
			167																												DO ₅	→	→	
			168																												DO ₆	→	→	
			169																												DO ₇	→	→	
			170																												DO ₈	→	→	
			171																												DO ₁	→	→	
			172																												DO ₂	→	→	
173																												DO ₃	→	→				
F _{PHL2}	1003	174																											DO ₄	→	→			
		175																											DO ₅	→	→			
		176																											DO ₆	→	→			
		177																											DO ₇	→	→			
		178																											DO ₈	→	→			
		179																											INT	→	→			
F _{PHL3}	1003	180	GRD	→																							OUT	→			DO ₁	37	ns	→
		181																												DO ₂	→	→		
		182																												DO ₃	→	→		
		183																												DO ₄	→	→		
		184																												DO ₅	→	→		
		185																												DO ₆	→	→		
		186																												DO ₇	→	→		
		187																												DO ₈	→	→		

Table 7-2. References for propagation delays

DP8212 logic diagram




Figure 7-2. Vendor D's 8212




Figure 7-3. D-LASAR Model for the SR flip-flop




Figure 7-4. Clocked data latch

S	C	Before Vector Q	Covering Vector(s) from Figure 7
0	↑	1	32 - 33
0	↓	1	70 - 71
1	↑	0	35 - 36
1	↓	0	40 - 41
1	↑	1	26 - 27
1	↓	1	27 - 28
↓	0	0	28 - 29
↑	0	1	42 - 43
↓	0	1	72 - 73
↓	1	0	36 - 37
↑	1	1	33 - 34
↓	1	1	69 - 70

Figure 7-5. Possible inputs to SR flip-flop

<u>D</u>	<u>\bar{R}</u>	<u>C</u>	Before Vector <u>Q</u>	Covering Vector From Figure 7
0	0	↑	0	1-2
0	0	↓	0	2-3
0	1	↑	0	4-5
0	1	↓	0	5-6
0	1	↑	1	18-19
1	0	↑	0	12-13
1	0	↓	1	11-12
1	1	↑	0	7-8
1	1	↑	1	9-10
1	1	↓	1	8-9
0	↑	0	0	3-4
0	↓	0	0	48-49
0	↓	0	1	22-23
0	↑	1	0	46-47
0	↓	1	0	45-46
1	↑	0	0	37-38
1	↓	0	0	50-51
1	↓	0	1	36-37
1	↑	1	1	15-16
1	↓	1	1	10-11
↑	0	0	0	29-30
↓	0	0	0	51-52
↑	0	1	0	14-15
↓	0	1	1	13-14
↑	1	0	0	6-7
↓	1	0	0	27-28
↑	1	0	1	55-56
↓	1	0	1	17-18
↑	1	1	0	19-20
↓	1	1	1	44-45

Figure 7-6. Possible data latch inputs

SECTION VIII
DEVELOPMENT OF A LOGIC INTEGRITY TEST
FOR THE 2918 QUAD D REGISTER

Objective

Develop Logic Integrity tests for the 2918 Quad D Register with standard and three-state outputs.

Circuit Description

The 2918 is a quadruple D-type register with four standard totem pole outputs and four three-state bus-type outputs. It is a 16-pin device that also features a buffered common clock (CP) and a buffered common output control (\overline{OE}) for the Y outputs. The same data that is on the Q outputs is enabled at the three-state Y outputs when \overline{OE} input is LOW. When \overline{OE} input is HIGH, the Y outputs are in the high impedance state. Information meeting the set-up and hold requirements on the D inputs is transferred to the Q outputs on the LOW-to-HIGH transition of the clock.

Vector Generation


The 2918 logic diagram and truth table are shown in Figure 8-1. The 2918 test vectors were generated by hand. All possible input combinations, which are listed in Figure 8-2, are applied to each D-type flip-flop. The tests on the D0 and D2 latches are staggered relative to those on the D1 and D3 latches to verify isolation between the two pairs. The last eight vectors in Table 8-1 check the disabled state on the high impedance outputs and verify isolation between D0 and D2 and between D1 and D3.

The vector set produces a 100% Test Confidence Level (TCL). Since the set is exhaustive, the vectors will test any implementation of the 2918 as long as it is functionally identical to Vendor A's device.

3260 Test

A test program was developed for a Tektronix 3260 automatic tester. This program functionally tests the device by applying the set of input vectors described above to the device and checking the resulting output states against the expected output vectors. It also tests for leakage while the Y outputs are in the high impedance state. Appendix C contains the wiring list for the socket card, a copy of the test program, pin assignment program and test pattern file.

LOGIC DIAGRAM



TRUTH TABLE

INPUTS			OUTPUTS		NOTES
\overline{OE}	CLOCK CP	D	Q	Y	
H	L	X	NC	Z	-
H	H	X	NC	Z	-
H	L	L	L	Z	-
H	L	H	H	Z	-
L	L	L	L	L	-
L	L	H	H	H	-
L	-	-	L	L	1
L	-	-	H	H	1

L = LOW

H = HIGH

X = Don't care

NC = No change

L = LOW to HIGH transition

Z = High Impedance

Note: 1. When \overline{OE} is LOW, the Y output will be in the same logic state as the Q output.

Figure 8-1. 2918 logic diagram and truth table

<u>INPUTS</u>		<u>OUTPUTS</u>	
D	CP	Before Vector Q	Response Q
0	↑	0	0
0	↑	1	0
0	↓	0	0
0	↓	1	1
1	↑	0	1
1	↑	1	1
1	↓	0	0
1	↓	1	1
↑	0	0	0
↓	0	1	1
↑	1	0	0
↓	1	1	1

Figure 8-2. Exhaustive test set for 2918 latch

↑ Indicates a 0 to 1 transition

↓ Indicates a 1 to 0 transition

Table 8-1. Functional test vectors

SUBGROUP	SYMBOL	MIL-STD-883 METHOD	CASE	TERMINAL CONDITIONS (PINS NOT DESIGNATED ARE OPEN)																MEASUREMENT TERMINAL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
				TEST NO.	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15		16																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							
7 (T _A = 25°C)	Truth Table Test	3014																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																										

Table 8-1. (Cont'd)

Notes:

1. Tests must be run in sequence shown.
2. $A = 2.0V$; $B = 0.8V$
3. $H = 2.4V$ Min on Y outputs, $2.5V$ Min on Q outputs; $L = 0.5V$ Max
4. X = Don't Care
5. Z = High Impedance State, $I_{OZ} = \pm 50 \text{ uA}$ at $V_O = 2.4V$ and $0.4V$

SECTION IX

DEVELOPMENT OF LOGIC INTEGRITY TESTS FOR THE 2905,

2906, 2907, 2915, 2916, AND 2917

QUAD BUS TRANSCEIVERS

Objective

Develop Logic Integrity Tests for the 2905, 2906, 2907, 2915, 2916, and 2917 Quad Bus Transceivers (MIL-M-38510/441).

Circuit Description

The 2905, 2906, 2907, 2915, 2916 and 2917 are high-performance, low-power Schottky bus transceivers. The devices consist of four D-type edge-triggered flip-flops with a buffered common clock. This common clock (DRCP) enters data into the flip-flop registers on the low-to-high transition. The 2915, 2916 and 2917 flip-flop outputs are connected to four three-state bus drivers. The 2905, 2906 and 2907 flip-flop outputs are connected to four open-collector bus drivers. The data from the D-type flip-flop is inverted at the bus output. The bus enable input (\overline{BE}) is used to force the driver outputs to the high-impedance state. When \overline{BE} is HIGH, the driver is disabled. Each bus driver is internally connected to the input of a receiver. The four receiver outputs drive four D-type latches and are non-inverted from the driver input to D-type latch output. The four latches are controlled from the buffered receiver enable (\overline{RLE}) input. When the \overline{RLE} input is LOW, the latch is open and the latch outputs will follow the bus inputs. When the \overline{RLE} input is HIGH, the latch will close and retain the present data regardless of the bus input.

The 2905, 2907, 2915 and 2917 D-type latches have three-state inverter-buffer outputs. The output state is controlled by a buffered common three-state control (\overline{OE}) input. When \overline{OE} is HIGH, the outputs are in the high-impedance state. The 2906 and 2916 D-type latch outputs contain an inverter-buffer on their outputs.

The 2905, 2906, 2915 and 2916 inputs to the four D-type flip-flops contain a built-in two-input multiplexer. A common select input (S) controls the four multiplexers. When S is LOW, the A_1 data is stored in the register and when S is HIGH, the B_1 data is stored. The 2907 and 2917 contain a non-inverting buffer on the inputs to the D-type flip-flops.

The 2906, 2907, 2916 and 2917 feature a built-in odd parity checker/generator. The bus enable (\overline{BE}) input controls whether the parity output is in the generate or check mode.

When \overline{BE} is LOW (driver enable), odd parity is generated based on the input to the D-type flip-flop. When \overline{BE} is HIGH, the parity output is determined by the four latch outputs of the receiver. Thus, if the driver is enabled, parity is generated and, if the driver is in the high-impedance state, the BUS parity is checked.


Vector Generation

The logic diagrams for the 2905 and 2915 (Fig. 9-1C), 2906 and 2916 (Fig. 9-2C), and 2907 and 2917 (Fig. 9-3C) were reviewed and the circuit mechanizations were found to be functionally correct. It was determined that although the three devices perform similar functions, developing common test vectors for all three devices was not practical because of circuitry differences i.e., multiplexers and parity generators. The test vectors were generated by hand. All possible input combinations are applied to the flip-flops and all "stuck-at" faults are checked on the combinational circuitry. The vector sets produce 100% Test Confidence Levels (TCL's). Since the sets are exhaustive, the vectors will test any implementation of the subject devices as long as they are functionally identical to Vendor A's devices. Tables 9-1, 9-2 and 9-3 show functional testing requirements for these devices.

3260 Test

Test programs were developed for a Tektronix 3260 automatic tester. These programs functionally test the devices by applying the sets of input vectors described above to the devices and checking the resulting output states against the expected output vectors. They also test for leakage while the bus and/or receiver outputs are in the high impedance state. While these programs were generated specifically for the 2915, 2916, and 2917 devices they may also be used for the 2905, 2906 and 2907 devices, respectively, if pull-up resistor loads are included on the open-collector bus outputs and the test program is modified to disconnect the loads during high impedance leakage measurements. Appendix D contains the wiring lists for the socket cards, copies of the test programs, pin assignment programs, and test pattern files.


CONNECTION DIAGRAM
Top View



Note: Pin 1 is marked for orientation.

(A)


LOGIC SYMBOL



VCC = Pin 24
GND₁ = Pin 6
GND₂ = Pin 18

(B)

LOGIC DIAGRAM




(C)

2905 and 2915 - QUAD Bus Transceiver with Interface Logic
Figure 9-1.

IX-3


CONNECTION DIAGRAM
Top View



Note: Pin 1 is marked for orientation


(A)

LOGIC SYMBOL



(B)


LOGIC DIAGRAM



(C)

2906 and 2916 - QUAD Bus Transceiver with Interface Logic
Figure 9-2.


CONNECTION DIAGRAM
Top View



Note: Pin 1 is marked for orientation.

(A)


LOGIC SYMBOL



VCC = Pin 20
GND₁ = Pin 5
GND₂ = Pin 15

(B)

LOGIC DIAGRAM



(C)

2907 and 2917 - QUAD Bus Transceiver with Interface Logic

Figure 9-3.

Table 9-1. Functional test for the 2915, 2905

SUBGROUP	SYMBOL	MIL-STD-883 METHOD	CASE	TERMINAL CONDITIONS (PINS NOT DESIGNATED ARE OPEN)																								MEASUREMENT TERMINAL		
				TEST NO.	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23		24	
7	Functional Test	3014		1	RLE	R0	B0	A0	BUS0	GND1	BUS1	A1	B1	R1	BE	OE	S	R2	B2	A2	BUS2	GND2	BUS3	A3	B3	R3	DRCP	VCC	All Outputs	
					2	B	X	A	B	X	X	X	B	A	X	B	B	B	B	X	A	B	X	X	B	B	X	B	B	B
					3	B	L	A	B	H	H	H	B	B	A	B	B	B	B	L	A	B	H	H	B	B	X	B	B	B
					4	B	L	A	B	H	H	H	B	B	A	B	B	B	B	L	A	B	H	H	B	B	X	B	B	B
					5	B	L	A	B	H	H	H	B	B	A	B	B	B	B	L	A	B	H	H	B	B	X	B	B	B
					6	B	L	A	B	H	H	H	B	B	A	B	B	B	B	L	A	B	H	H	B	B	X	B	B	B
					7	B	L	A	B	H	H	H	B	B	A	B	B	B	B	L	A	B	H	H	B	B	X	B	B	B
					8	B	L	A	B	H	H	H	B	B	A	B	B	B	B	L	A	B	H	H	B	B	X	B	B	B
					9	B	L	A	B	H	H	H	B	B	A	B	B	B	B	L	A	B	H	H	B	B	X	B	B	B
					10	B	L	A	B	H	H	H	B	B	A	B	B	B	B	L	A	B	H	H	B	B	X	B	B	B
					11	B	L	A	B	H	H	H	B	B	A	B	B	B	B	L	A	B	H	H	B	B	X	B	B	B
					12	B	L	A	B	H	H	H	B	B	A	B	B	B	B	L	A	B	H	H	B	B	X	B	B	B
					13	B	L	A	B	H	H	H	B	B	A	B	B	B	B	L	A	B	H	H	B	B	X	B	B	B
					14	B	L	A	B	H	H	H	B	B	A	B	B	B	B	L	A	B	H	H	B	B	X	B	B	B
					15	B	L	A	B	H	H	H	B	B	A	B	B	B	B	L	A	B	H	H	B	B	X	B	B	B
					16	B	L	A	B	H	H	H	B	B	A	B	B	B	B	L	A	B	H	H	B	B	X	B	B	B
					17	B	L	A	B	H	H	H	B	B	A	B	B	B	B	L	A	B	H	H	B	B	X	B	B	B
					18	B	L	A	B	H	H	H	B	B	A	B	B	B	B	L	A	B	H	H	B	B	X	B	B	B
					19	B	L	A	B	H	H	H	B	B	A	B	B	B	B	L	A	B	H	H	B	B	X	B	B	B
					20	B	L	A	B	H	H	H	B	B	A	B	B	B	B	L	A	B	H	H	B	B	X	B	B	B
					21	B	L	A	B	H	H	H	B	B	A	B	B	B	B	L	A	B	H	H	B	B	X	B	B	B
					22	B	L	A	B	H	H	H	B	B	A	B	B	B	B	L	A	B	H	H	B	B	X	B	B	B
					23	B	L	A	B	H	H	H	B	B	A	B	B	B	B	L	A	B	H	H	B	B	X	B	B	B
					24	B	L	A	B	H	H	H	B	B	A	B	B	B	B	L	A	B	H	H	B	B	X	B	B	B
					25	B	L	A	B	H	H	H	B	B	A	B	B	B	B	L	A	B	H	H	B	B	X	B	B	B
					26	B	L	A	B	H	H	H	B	B	A	B	B	B	B	L	A	B	H	H	B	B	X	B	B	B

Table 9-1. - (Continued)

SUBGROUP	SYMBOL	MIL-STD-883 METHOD	CASE	TERMINAL CONDITIONS (PINS NOT DESIGNATED ARE OPEN)																								MEASUREMENT TERMINAL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							
				TEST NO.	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23		24																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
7	Functional Test	3014		27	A	H	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H	B	B	A	A	B	B	H	H

Table 9-1. - (Continued)

SUBCROUP	SYMBOL	MIL-STD-483 METHOD	CASE	TERMINAL CONDITIONS (PINS NOT DESIGNATED ARE OPEN)																								MEASUREMENT	Outputs	
				1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24			
7	Functional Test	3014	TEST NO.	RTF	R ₀	B ₀	A ₀	BUS ₀	GND ₁	BUS ₁	A ₁	B ₁	R ₁	BE	OE	S	R ₂	B ₂	A ₂	BUS ₂	GND ₂	BUS ₃	A ₃	B ₃	R ₃	DRCP	VCC	4.5V		
				56	B	B	B	B	↑	B	B	B	B	X	A	B	B	B	B	B	B	B	B	B	B	B	B	B	B	↑
				57	B	B	B	B	↑	B	B	B	B	H	A	B	B	H	B	B	↑	B	B	B	B	H	B	B	B	↑
				58	B	B	B	B	↑	B	B	B	B	L	A	B	B	L	B	B	↑	B	B	B	B	L	B	B	B	↑
			59	B	B	B	B	↑	B	B	B	B	H	A	B	B	H	B	B	↑	B	B	B	B	H	B	B	↑		

NOTES:

1. Tests must be performed in the sequence shown above.
2. L = 0.4V Max H = 2.4V Min
3. A = 2.0V B = 0.7V for 2905, 0.8V for 2915
4. X = Don't Care
5. Z = High Impedance State - The maximum current into or out of the disabled outputs shall be as shown below.

DEVICE TYPE	01			04		
	V _{OUT}			V _{OUT}		
R ₃ - R ₀	0.4V	2.4V	2.4V	0.4V	2.4V	2.4V
B ₃ - B ₀	+ 20 uA	+ 20 uA	+ 20 uA	+ 20 uA	+ 20 uA	+ 20 uA
	-50 uA	200 uA	-200 uA	-200 uA	50 uA	50 uA

Table 9-2. Functional test for the 2916, 2906

SUBGROUP	SYMBOL	MIL-STD-481 METHOD	CASE	TERMINAL CONDITIONS (PINS NOT DESIGNATED ARE OPEN)																								MEASUREMENT TERMINAL					
				TEST NO.	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23		24				
7	Functional Test	3014		TEST NO.	1	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	VCC	All Outputs			
					2	R	O	X	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L		L	DRCP	
					3	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A		A	A	R ₃
					4	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B		B	B	B ₃
					5	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A		A	A	A ₃
					6	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B		B	B	BUS ₃
					7	X	H	H	H	H	H	H	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L		L	L	GND ₂
					8	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B		B	B	A ₂
					9	X	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L		L	L	B ₂
					10	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B		B	B	R ₂
					11	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B		B	B	S
					12	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L		L	L	ODD
					13	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B		B	B	
					14	X	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L		L	L	
					15	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B		B	B	
					16	X	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L		L	L	
					17	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B		B	B	
					18	X	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L		L	L	
					19	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B		B	B	
					20	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A		A	A	
					21	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B		B	B	
					22	X	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L		L	L	
					23	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B		B	B	
					24	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B		B	B	
					25	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B		B	B	
					26	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B		B	B	

Table 9-2. - (Continued)

SUBGROUP	SYMBOL	MIL-STD-883 METHOD	CASE	TERMINAL CONDITIONS (PINS NOT DESIGNATED ARE OPEN)																										
				TEST NO.	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24		
7	Functional Test	3014		27	RTM	R ₀	B ₀	A ₀	BUS ₀	GND ₁	BUS ₁	A ₁	B ₁	R ₁	BE	ODD	S	R ₂	B ₂	A ₂	BUS ₂	GND ₂	BUS ₃	A ₃	B ₃	R ₃	DRCP	VCC		
				28	A	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
				29	A	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
				30	A	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
				31	A	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
				32	A	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
				33	B	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
				34	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
				35	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
				36	B	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
				37	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
				38	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
39	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A				
40	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A				
41	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A				
42	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A				
43	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A				
44	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A				
45	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A				
46	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A				
47	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A				
48	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A				
49	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A				
50	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A				
51	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A				
52	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A				

Table 9-2. - (Continued)

SUBGROUP	SYMBOL	MIL-STD-883 METHOD	CASE	TERMINAL CONDITIONS (PINS NOT DESIGNATED ARE OPEN)																								MEASUREMENT TERMINAL	All Outputs		
				TEST NO.	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23			24	
7	Function-al Test	3014		53	RLE	P _O	B _O	A _O	BUS ₀	GND ₁	BUS ₁	A ₁	B ₁	R ₁	BE	ODD	S	R ₂	B ₂	A ₂	BUS ₂	GND ₂	BUS ₃	A ₃	B ₃	R ₃	DRCP	VCC	4.5V		
				54	B	A	A	A	A	L	L	H	H	H	H	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	A
				55	B	A	A	A	A	L	L	H	H	H	H	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	A
				56	B	A	A	A	A	L	L	H	H	H	H	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	A
				57	B	A	A	A	A	L	L	H	H	H	H	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	A
				58	B	A	A	A	A	L	L	H	H	H	H	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	A
				59	B	A	A	A	A	L	L	H	H	H	H	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	A
				60	B	A	A	A	A	L	L	H	H	H	H	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	A
				61	B	A	A	A	A	L	L	H	H	H	H	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	A
				62	B	A	A	A	A	L	L	H	H	H	H	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	A
				63	B	A	A	A	A	L	L	H	H	H	H	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	A

NOTES:

1. Tests must be performed in the sequence shown above.
2. L = 0.4V Max H = 2.4V Min
3. A = 2.0V B = 0.7V for 2906, 0.8V for 2916
4. X = Don't Care
5. Z = High Impedance State - The maximum current into or out of the disabled outputs shall be as shown below.

DEVICE TYPE	02		05	
V _{OUT}	0.4V	2.4V	0.4V	2.4V
B ₃ - B ₀	-50 uA	200 uA	-200 uA	50 uA

Table 9-3. Functional test for the 2917, 2907

[illegible]

Table 9-3. - (Continued)

SUBGROUP	SYMBOL	MIL-STD-883 METHOD	CASE	TERMINAL CONDITIONS (PINS NOT DESIGNATED ARE OPEN)																								MEASUREMENT TERMINAL	All Outputs
				1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24		
7	Functional Test	3014	TEST NO.	RLA	R ₀	A ₀	BUS ₀	GND ₁	BUS ₁	A ₁	R ₁	BE	ODD	OE	R ₂	A ₂	BUS ₂	GND ₂	BUS ₃	A ₃	R ₃	DRCP	V _{CC}						
				27	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B
				28	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B
				29	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B
				30	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B
				31	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B
				32	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B
				33	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B
				34	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B
				35	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B
				36	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B
				37	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B
				38	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B
				39	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B
				40	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B
				41	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B
				42	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B
				43	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B
				44	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B
				45	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B
				46	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B
				47	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B
				48	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B
				49	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B
				50	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B
				51	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B
				52	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B

Table 9-3.

NOTES:

1. Tests must be performed in the sequence shown above.
2. L = 0.4V Max
H = 2.4V Min
3. A = 2.0V
B = 0.7V for 2707, 0.8V for 2917
4. X = Don't Care
5. Z = High Impedance State - The maximum current into or out of the disabled outputs shall be as shown below.

DEVICE TYPE	03		06	
	0.4V	2.4V	0.4V	2.4V
V _{OUT}				
R ₃ - R ₀	+20 μ A	+20 μ A	+20 μ A	+20 μ A
B ₃ - B ₀	-50 μ A	200 μ A	-200 μ A	50 μ A

APPENDIX A

ADDITIONS AND CHANGES MADE TO THE

PROPOSED MIL-M-38510/440

NOTE: Table and Figure references in this appendix are numbered in accordance with the MIL-38510/440 Draft numbering so that ready reference is possible. Certain tables and figures have been omitted.

i. Additions to Table I

Table I in the preliminary slash sheet contained only the DC parameters for the 2901A. The following pages, which contain all of the AC parameters for the 2901A, were added to the slash sheet by General Electric.

TABLE I ELECTRICAL PERFORMANCE CHARACTERISTICS

TEST	SYMBOL	CONDITIONS	WAVEFORM FIGURE	LIMITS		UNITS
				MIN.	MAX.	
Delay from A ₃ -A ₀ to Y ₃ -Y ₀	t _{PHL1}	R _L = 68Ω	7		90	ns
	t _{PLH1}	R = 1.5KΩ Y ₃ -Y ₀ , 0	7		90	ns
Delay from A ₃ -A ₀ to F ₃	t _{PHL2}		7		80	ns
	t _{PLH2}	R _L = 110Ω R = 2.4KΩ	7		80	ns
Delay from A ₃ -A ₀ to C _{n+4}	t _{PHL3}	C _{n+4}	7		80	ns
	t _{PLH3}		7		80	ns
Delay from A ₃ -A ₀ to G and F	t _{PHL4}	R _L = 140Ω R = 3.0KΩ	7		80	ns
	t _{PLH4}	OVR, F	7		80	ns
Delay from A ₃ -A ₀ to F=0	t _{PHL5}	R _L = 250Ω	7		90	ns
	t _{PLH5}	R = 4.8KΩ F ₃ , RAM _{3,0} , Q _{3,0}	7		90	ns
Delay from A ₃ -A ₀ to OVR	t _{PHL6}		7		90	ns
	t _{PLH6}	R _L = 316Ω F = 0 device	7		90	ns
Delay from A ₃ -A ₀ to RAM ₃ and RAM ₀	t _{PHL7}	type 01	7		100	ns
	t _{PLH7}		7		100	ns
Delay from B ₃ -B ₀ to Y ₃ -Y ₀	t _{PHL8}	R _L = 510Ω F = 0 device	7		90	ns
	t _{PLH8}	type 02	7		90	ns
Delay from B ₃ -B ₀ to F ₃	t _{PHL9}	C _L = 50 pF ± 5 pF	7		80	ns
	t _{PLH9}	all outputs	7		80	ns
Delay from B ₃ -B ₀ to C _{n+4}	t _{PHL10}		7		80	ns
	t _{PLH10}		7		80	ns
Delay from B ₃ -B ₀ to G and F	t _{PHL11}		7		80	ns
	t _{PLH11}		7		80	ns
Delay from B ₃ -B ₀ to F=0	t _{PHL12}		7		90	ns
	t _{PLH12}		7		90	ns
Delay from B ₃ -B ₀ to OVR	t _{PHL13}		7		90	ns
	t _{PLH13}		7		90	ns
Delay from B ₃ -B ₀ to RAM ₃ and RAM ₀	t _{PHL14}		7		100	ns
	t _{PLH14}		7		100	ns
Delay from D ₃ -D ₀ (ARITH) to Y ₃ -Y ₀	t _{PHL15}		7		60	ns
	t _{PLH15}		7		60	ns
Delay from D ₃ -D ₀ (ARITH) to F ₃	t _{PHL16}		7		50	ns
	t _{PLH16}		7		50	ns

TABLE I ELECTRICAL PERFORMANCE CHARACTERISTICS (CONT'D.)

TEST	SYMBOL	CONDITIONS	WAVEFORM FIGURE	LIMITS		UNITS
				MIN	MAX.	
Delay from D ₃ -D ₀ (ARITH) to C _{n+4}	t _{PHL17}	R _L = 68Ω	7		50	ns
	t _{PLH17}	R = 1.5KΩ Y ₃ -Y ₀ , G	7		50	ns
Delay from D ₃ -D ₀ (ARITH) to G and F	t _{PHL18}	R _L = 110Ω	7		50	ns
	t _{PLH18}	R = 2.4KΩ C _{n+4}	7		50	ns
Delay from D ₃ -D ₀ (ARITH) to F=0	t _{PHL19}	R _L = 140Ω	7		60	ns
	t _{PLH19}	R = 3.0KΩ OVR, P	7		60	ns
Delay from D ₃ -D ₀ (ARITH) to OVR	t _{PHL20}	R _L = 140Ω	7		60	ns
	t _{PLH20}	R = 3.0KΩ OVR, P	7		60	ns
Delay from D ₃ -D ₀ (ARITH) to RAM ₃ and RAM ₀	t _{PHL21}	R _L = 250Ω	7		70	ns
	t _{PLH21}	R = 4.8KΩ F ₃ , RAM _{3,0} , Q _{3,0}	7		70	ns
Delay from D ₃ -D ₀ (I = X37) to Y ₃ -Y ₀	t _{PHL22}	R _L = 316Ω	7		60	ns
	t _{PLH22}	F = 0 device type 01	7		60	ns
Delay from D ₃ -D ₀ (I = X37) to F ₃	t _{PHL23}	R _L = 510Ω	7		50	ns
	t _{PLH23}	F = 0 device type 02	7		50	ns
Delay from D ₃ -D ₀ (I = X37) to F=0	t _{PHL24}	R _L = 510Ω	7		60	ns
	t _{PLH24}	F = 0 device type 02	7		60	ns
Delay from D ₃ -D ₀ (I = X37) to RAM ₃ and RAM ₀	t _{PHL25}	C _L = 50 pF ± 5 pF	7		65	ns
	t _{PLH25}	all outputs	7		65	ns
Delay from C _n to Y ₃ -Y ₀	t _{PHL26}		7		45	ns
	t _{PLH26}		7		45	ns
Delay from C _n to F ₃	t _{PHL27}		7		30	ns
	t _{PLH27}		7		30	ns
Delay from C _n to C _{n+4}	t _{PHL28}		7		30	ns
	t _{PLH28}		7		30	ns
Delay from C _n to F=0	t _{PHL29}		7		50	ns
	t _{PLH29}		7		50	ns
Delay from C _n to OVR	t _{PHL30}		7		40	ns
	t _{PLH30}		7		40	ns
Delay from C _n to RAM ₃ and RAM ₀	t _{PHL31}		7		55	ns
	t _{PLH31}		7		55	ns

TABLE I ELECTRICAL PERFORMANCE CHARACTERISTICS (CONT'D.)

TEST	SYMBOL	CONDITIONS	WAVEFORM FIGURE	LIMITS		UNITS
				MIN.	MAX.	
Delay from I ₂ -I ₀ to Y ₃ -Y ₀	t _{PHL32}	R _L = 68Ω	7		70	ns
	t _{PLH32}	R = 1.5KΩ Y ₃ -Y ₀ , C	7		70	ns
Delay from I ₂ -I ₀ to F ₃	t _{PHL33}		7		60	ns
	t _{PLH33}	R _L = 110Ω R = 2.4KΩ C _{n+4}	7		60	ns
Delay from I ₂ -I ₀ to C _{n+4}	t _{PHL34}		7		60	ns
	t _{PLH34}		7		60	ns
Delay from I ₂ -I ₀ to G and P	t _{PHL35}	R _L = 140Ω R = 3.0KΩ	7		50	ns
	t _{PLH35}	OVR, P	7		50	ns
Delay from I ₂ -I ₀ to F=0	t _{PHL36}	R _L = 250Ω	7		70	ns
	t _{PLH36}	R = 4.8KΩ F ₃ , RAM _{3,0} , Q _{3,0}	7		70	ns
Delay from I ₂ -I ₀ to OVR	t _{PHL37}		7		70	ns
	t _{PLH37}	R _L = 316Ω F = 0 device type 01	7		70	ns
Delay from I ₂ -I ₀ to RAM ₃ and RAM ₀	t _{PHL38}		7		80	ns
	t _{PLH38}		7		80	ns
Delay from I ₅ -I ₃ to Y ₃ -Y ₀	t _{PHL39}	R _L = 510Ω F = 0 device	7		60	ns
	t _{PLH39}	type 02	7		60	ns
Delay from I ₅ -I ₃ to F ₃	t _{PHL40}	C _L = 50 pF ± 5 pF	7		50	ns
	t _{PLH40}	all outputs	7		50	ns
Delay from I ₅ -I ₃ to C _{n+4}	t _{PHL41}		7		60	ns
	t _{PLH41}		7		60	ns
Delay from I ₅ -I ₃ to G, P	t _{PHL42}		7		55	ns
	t _{PLH42}		7		55	ns
Delay from I ₅ -I ₃ to F=0	t _{PHL43}		7		60	ns
	t _{PLH43}		7		60	ns
Delay from I ₅ -I ₃ to OVR	t _{PHL44}		7		70	ns
	t _{PLH44}		7		70	ns
Delay from I ₅ -I ₃ to RAM ₃ and RAM ₀	t _{PHL45}		7		80	ns
	t _{PLH45}		7		80	ns
Delay from I ₈ -I ₆ to Y ₃ -Y ₀	t _{PHL46}		7		45	ns
	t _{PLH46}		7		45	ns

TABLE I ELECTRICAL PERFORMANCE CHARACTERISTICS (CONT'D.)

TEST	SYMBOL	CONDITIONS	WAVEFORM FIGURE	LIMITS		UNITS
				MIN	MAX.	
Delay from A ₃ -A ₀ (I = 2XX) to Y ₃ -Y ₀	t _{PHL47}	R _L = 68Ω	7		50	ns
	t _{PLH47}	R = 1.5KΩ Y ₃ -Y ₀ , G	7		50	ns
Delay from CP to Y ₃ -Y ₀	t _{PHL48}		8		90	ns
	t _{PLH48}	R _L = 110Ω R = 2.4KΩ C _{n+4}	8		90	ns
Delay from CP to F ₃	t _{PHL49}		8		80	ns
	t _{PLH49}		8		80	ns
Delay from CP to C _{n+4}	t _{PHL50}	R _L = 140Ω R = 3.0KΩ	8		80	ns
	t _{PLH50}	OVR, P	8		80	ns
Delay from CP to G and P	t _{PHL51}		8		70	ns
	t _{PLH51}	R _L = 250Ω R = 4.8KΩ F ₃ , RAM _{3,0} , Q _{3,0}	8		70	ns
Delay from CP to F=0	t _{PHL52}		8		90	ns
	t _{PLH52}	R _L = 316Ω F = 0 device type 01	8		90	ns
Delay from CP to OVR	t _{PHL53}		8		80	ns
	t _{PLH53}		8		80	ns
Delay from CP to RAM ₃ and RAM ₀	t _{PHL54}	R _L = 510Ω F = 0 device type 02	8		90	ns
	t _{PLH54}		8		90	ns
Delay from CP to Q ₃ and Q ₀	t _{PHL55}		8		50	ns
	t _{PLH55}	C _L = 50 pF ± 5 pF all outputs	8		50	ns
Delay from \overline{OE} to Y ₃ -Y ₀ FLOAT	t _{PHZ1}		12		30	ns
	t _{PLZ1}		12		30	ns
Delay from I ₈ -I ₆ to RAM ₃ and RAM ₀ FLOAT	t _{PHZ2}		12			ns
	t _{PLZ2}		12			ns
Delay from I ₈ -I ₆ to Q ₃ and Q ₀ FLOAT	t _{PHZ3}		12			ns
	t _{PLZ3}		12			ns
Delay from \overline{OE} to Y ₃ -Y ₀	t _{PZL1}		12		40	ns
	t _{PZH1}		12		40	ns
Delay from I ₈ -I ₆ to RAM ₃ and RAM ₀	t _{PZL2}		12		50	ns
	t _{PZH2}		12		50	ns
Delay from I ₈ -I ₆ to Q ₃ and Q ₀	t _{PZL3}		12		50	ns
	t _{PZH3}		12		50	ns

TABLE I ELECTRICAL PERFORMANCE CHARACTERISTICS (CONT'D.)

TEST	SYMBOL	CONDITIONS	WAVEFORM FIGURE	LIMITS		UNITS
				MIN.	MAX.	
A ₃ -A ₀ Set Up Time To Positive Edge of Clock	t _{SHL1} t _{SLH1}		9 9	110 110		ns ns
A ₃ -A ₀ Set Up Time To Negative Edge of Clock	t _{SHL2} t _{SLH2}		9 9	30 30		ns ns
B ₃ -B ₀ (Source) Set Up Time To Positive Edge of Clock	t _{SHL3} t _{SLH3}		9 9	110 110		ns ns
B ₃ -B ₀ (Source) Set Up Time To Negative Edge of Clock	t _{SHL4} t _{SLH4}		9 9	30 30		ns ns
B ₃ -B ₀ (DEST) Set Up Time to Negative Edge of Clock	t _{SHL5} t _{SLH5}		11 11	15 15		ns ns
D ₃ -D ₀ (Arithmetic Mode) Set Up Time to Positive Edge of Clock	t _{SHL6} t _{SLH6}		10 10	75 75		ns ns
D ₃ -D ₀ (I = X37) Set Up Time To Positive Edge of Clock	t _{SHL7} t _{SLH7}		11 11	65 65		ns ns
C _n Set Up Time to Positive Edge of Clock	t _{SHL8} t _{SLH8}		10 10	60 60		ns ns
I ₂ -I ₀ Set Up Time to Positive Edge of Clock	t _{SHL9} t _{SLH9}		10 10	85 85		ns ns
I ₅ -I ₃ Set Up Time to Positive Edge of Clock	t _{SHL10} t _{SLH10}		10 10	85 85		ns ns
I ₈ -I ₆ Set Up Time to Negative Edge of Clock	t _{SHL11} t _{SLH11}		10 10	30 30		ns ns
Q ₃ , Q ₀ Set Up Time to Positive Edge of Clock	t _{SHL12} t _{SLH12}		10 10	25 25		ns ns
RAM ₃ , RAM ₀ Set Up Time to Positive Edge of Clock	t _{SHL13} t _{SLH13}		10 10	25 25		ns ns
A ₃ -A ₀ Hold Time From Positive Edge of Clock	t _{HHL1} t _{HHL1}		7 7	0 0		ns ns

TABLE I ELECTRICAL PERFORMANCE CHARACTERISTICS (CONT'D.)


TEST	SYMBOL	CONDITIONS	WAVEFORM FIGURE	LIMITS		UNITS
				MIN	MAX.	
B ₃ -B ₀ Hold Time From Positive Edge of Clock	t _{HHL2} t _{HLH2}		7 7	0 0		ns ns
D ₃ -D ₀ Hold Time From Positive Edge of Clock	t _{HHL3} t _{HLH3}		7 7	0 0		ns ns
C _n Hold Time From Positive Edge of Clock	t _{HHL4} t _{HLH4}		7 7	0 0		ns ns
I ₈ -I ₀ Hold Time From Positive Edge of Clock	t _{HHL5} t _{HLH5}		7 7	0 0		ns ns
Q ₃ , Q ₀ Hold Time From Positive Edge of Clock	t _{HHL6} t _{HLH6}		10 10	0 0		ns ns
RAM ₃ , RAM ₀ Hold Time From Positive Edge of Clock	t _{HHL7} t _{HLH7}		10 10	0 0		ns ns

TABLE I ELECTRICAL PERFORMANCE CHARACTERISTICS (CONT'D.)


TEST	SYMBOL	CONDITIONS	WAVEFORM FIGURE	LIMITS		UNITS
				MIN	MAX.	
Min Clock Low Time	t_{PWL}	$R_L = 68\Omega$ $R = 1.5K\Omega$ Y_3-Y_0, G	13	30		ns
Min Clock High Time	t_{PWH}	$R_L = 110\Omega$ $R = 2.4K\Omega$ C_{n+4}	13	30		ns
Min Clock Period		$R_L = 140\Omega$ $R = 3.0K\Omega$ OVR, P	13	110		ns
Read-Modify-Write Cycle (Time from Selection of A, B Registers to End of Cycle)		$R_L = 250\Omega$ $R = 4.8K\Omega$ $F_3, RAM_{3,0}, Q_{3,0}$	13	110		ns
Max Clock Freq to Shift Q Register (50% Duty Cycle) $I = 432$ or 632		$R_L = 316\Omega$ $F = 0$ device type 01	13	12		MHz
		$R_L = 510\Omega$ $F = 0$ device type 02				
		$C_L = 50 \text{ pF} \pm 5 \text{ pF}$ all outputs				

ii. Revised Loads for Switching Tests

The loads on the following page were recommended by GE because they better represent what the device will see in actual use. The revised loads can be used on three-state outputs without requiring the opening and closing of switches as was necessary with the original load.



All output loads except $F = 0$



$F = 0$ Output Load

	R_L	R
Y_{3-0}, \bar{G}	68	1.5 K
$C_n + 4$	110	2.4 K
OVR, \bar{P}	140	3.0 K
$F_3, RAM_{3,0}, Q_{3,0}$	250	4.8 K

	R_L
$F = 0$ Device Type 01	316
$F = 0$ Device Type 02	510


NOTES

1. $C_L = 50\text{pf} \pm 5\text{ pf}$ includes scope probe, wiring and stray capacitance without device in test fixture.

Figure 6. Switching time test circuit loads

iii. Revised Timing Diagrams

The following pages contain the revised timing diagrams which were added to the slash sheet by GE. They are clearer than those included in the preliminary slash sheet and are no longer tester-oriented.



$R = 0$ Output Load

All output loads except $R = 0$


R_L	
210	$R = 0$ Device Type 01
210	$R = 0$ Device Type 02

R_L	R_L	
100	100	$R = 0$
100	100	$R = 0$
100	100	$R = 0$
100	100	$R = 0$

Notes:


1. $R_L = 200 \Omega \pm 5\%$ minimum across device, wiring and stray capacitance without device in test fixture.

Figure 6. Switching time test circuit loads




NOTE 1. For t_{PHL} \underline{xx} , t_{PHL} \underline{xx} equals 01 through 47. For t_{PHL} \underline{y} and t_{PLH} \underline{y} $y = 1$ through 5.
 NOTE 2. Return to input complement pulse width is 200 ns measured at 1.3V.
 NOTE 3. The input under test is returned to input complement after the processor is clocked and then back to its true state to ensure that the measured output delay is a function only of the input under test.

FIGURE 7. HOLD TIME AND COMBINATIONAL INPUT TO OUTPUT PROPAGATION DELAY MEASUREMENT WAVEFORMS.




NOTE: For t_{PHL} xx and t_{PLH} xx xx - 48 through 55

FIGURE 8. CLOCK TO OUTPUT PROPAGATION DELAY MEASUREMENT WAVEFORM



NOTE: $t_{PLW} = 30$ ns when measuring t_{SLH1} , t_{SHL1} , t_{SLH3} , and t_{SHL3} .
 $t_{PLW} = 80$ ns when measuring t_{SLH2} , t_{SHL2} , t_{SLH4} , and t_{SHL4} .

Figure 9. Set-up time measurement waveforms for A₃-A₀ and B₃-B₀ (Source)






FIGURE 10E. - SET-UP TIME MEASUREMENT WAVEFORMS FOR D3-D0 (ARITHMETIC MODE), C_n , I_g-I_0 , RAM_3 , RAM_0 , Q3, AND Q0.




FIGURE 10C. SET-UP TIME MEASUREMENT WAVEFORMS FOR D₃-D₀ (ARITHMETIC MODE), C_n, I₈-I₀, RAM₃, RAM₀, Q₃, AND Q₀.




FIGURE 11. SET-UP TIME MEASUREMENT WAVEFORMS FOR
B3-B0 (DESTINATION) AND D3-D0 (I - X37)





FIGURE 12. \overline{OE} to Y3-Y0 AND I8 - L6 RAM3,0 AND Q3,0 PROPAGATION DELAY MEASUREMENT WAVEFORMS.



NOTE 1: Clock (A) input used for test groups 11 and 22 and test numbers 0000 through 2610 of test group 33.
 NOTE 2: Clock (B) input used for test group 33, test numbers 2611 through 2735.
 NOTE 3: Test group 33, test numbers 2464 through 2610 are repeated using clock(c) input for test numbers 2466 - 2511, 2513 - 2536, 2540 - 2563, and 2565 - 2610. Q3 and Q0 are the only outputs monitored.

FIGURE 13A. FUNCTIONAL TEST TIMING WAVEFORMS

AD-A057 079

GENERAL ELECTRIC CO PITTSFIELD MASS

F/G 9/2

CHARACTERIZATION OF COMPLEX MICROPROCESSORS AND SUPPORT CHIPS.(U)

JUN 78 T M OSTROWSKI

F30602-77-C-0012


UNCLASSIFIED

RADC-TR-78-138

NL

2 OF 3
ADA
057079





NOTE 4 CLOCK (D) INPUT IS USED FOR TEST GROUP 44

NOTE 5 WAVEFORMS MARKED WITH * ARE USED FOR TEST GROUP 30

FIGURE 13B. FUNCTIONAL TEST TIMING WAVEFORMS

iv. Changes to the Functional Tests

The following pages contain information which was added to the slash sheet to clarify and enhance the functional tests. Included are verbal descriptions of the functional tests provided by Vendor A, verbal descriptions of the tests added by GE, clarified notes for performing the functional tests, and the vectors which were added by GE.

TABLE V GROUP A, TEST SUBGROUPS 7, 8
TABLE NOTES AND TEST DESCRIPTION

The following outline describes the Table V functional tests:

1. A-Port Galpat via ALU

These are tests (Test Group 11, Test Numbers 0000 to 1015) in which the A-address of the 2-port RAM is tested for Galloping "ones" in a field of "zeros." During these tests, the B-address is the same as the A-address and OP code 337 is used for a write operation, while OP code 134 is used for a read operation. The four shift-operation pins, Q_0 , Q_3 , and RAM_0 and RAM_3 are "don't cares".

2. B-Port Galpat via ALU

These are tests (Test Group 11, Test Numbers 1016 to 2033) in which the B-address of the 2-port RAM is tested for Galloping "ones" in a field of "zeros." During these tests, the A-address is the inverse of the B-address and OP code 337 is used for a write operation while OP code 133 is used for a read operation. The four shift-operation pins, Q_0 , Q_3 , RAM_0 and RAM_3 , are "don't cares".

3. A-Port Galpat Bypass ALU

These are tests (Test Group 11, Test Numbers 2034 to 3054) in which the A-address of the 2-port RAM is tested for Galloping "ones" in a field of "zeros." During these tests, the B-address is the inverse of the A-address, and OP code 337 is used for a write operation while OP code 233 is used for a read operation. The four shift-operation pins, Q_0 , Q_3 , RAM_0 and RAM_3 , are don't cares".

4. Repeat 1 above by inverting the Data and Y output information on D_3-0 and Y_3-0 . All other outputs are "don't cares." The pattern for these tests is not printed. This performs Galloping "zeros" in a field of "ones" for the A-Port via ALU.

5. Repeat Item 2 above by inverting the Data and Y output information on D_3- and Y_3-0 . All other outputs are "don't cares." The pattern for these tests is not printed. This is Galloping "zeros" in a field of "ones" for the B-Port via ALU.

6. Repeat Item 3 above by inverting Data and Y output information on D₃-0 and Y₃-0. All the other outputs are "don't cares". The pattern for these tests is not printed. This is Galloping "zeros" in a field of "ones" for A-Port bypass ALU.

6A. Destination Code and Control

These tests are included in test group 30, test numbers 0000 to 0251. During these tests the destination codes are cycled through and the RAM and Q register are checked to see that they contain the correct information. In addition the high impedance capability of the RAM₃, RAM₀, Q₃, Q₀, and Y outputs is checked. Various other control functions of the processor are also checked.

7. ALU Source Code

These tests are included in Test Group 33, Test Numbers 0000 to 0022. During these tests, the A and B-addresses are at word locations preloaded with known values. The Q register is also preloaded. Then, with the ALU destination OP code = 1 (No OP) and the ALU function code = 6 (exclusive OR), the source code is cycled through from 0-7. The function code is then modified to 7 (exclusive NOR) and the source code sequence is cycled through once more.

8. These tests are included in Test Group 33, Test Numbers 0023 to 0442. During these tests, the memory is preloaded with content equal to the address. In other words, word 0 is loaded with 0, word 1 with 1, and so on. Then, with A-address = B-address, a destination OP code of 1 (No OP), and a source OP code of 1 (A&B Port selected), the ALU function code is cycled through the sequence of 7, 5, 4, 0, 1, 3, 2, 6 for every set of A&B address. This whole sequence is then repeated with A-address equal to the inverse of the B-address.

9. Arithmetic Operation & Carry Generation

These tests are included in Test Group 33, Test Numbers 0443 to 1462. During these tests, the memory is preloaded with content equal to address. With OP code 105, which adds the D input to the A-Port of the memory, the tester cycles through every possible D input added to every word in memory with carry in being both one and zero.

10. Q Register Operation

These tests are included in Test Group 33, Test Numbers 1463 to 2463. During these tests, the Q register is first loaded with all zeros. Then with $C_n = 0$ and with OP code 006 which loads the Q register with the sum of data input and the Q register contents on every clock cycle, the device is clocked through all possible data inputs. The C_n input is then changed to a ONE, and with OP code 016, which loads the Q register with the difference of Q-D, the device is clocked through all possible data inputs again. This checks both the add and subtract modes of the ALU, the internal-carry-lookahead circuitry and the Q register operation.

11. Q Register Shifting

These tests are included in Test Group 33, Test Numbers 2464 to 2610. During these tests, a unique string of data (11100001010011011110) is shifted into the appropriate shift inputs. OP codes used in this group of tests are 432 for shift left, 532 for no shift, 632 for shift right and 732 for no shift.

12. RAM Shifting

These tests are included in Test Group 33, Test Numbers 2611 to 2735. During these tests, A and B-address are incremented from 0 to 15. A string of data (11100001010011011110) is shifted into the appropriate shift inputs. OP codes used are 434 and 533 for left shift, 634 and 733 for right shift.

13. Read - Modify-Write

These are tests (Test Group 44, Test Numbers 0000 to 0337) in which a read - modify - write test is performed on the RAM. OP codes 324 and 323 are used for the inversion and write operations while OPcodes 134 and 133 are used for the read operations.

Table Notes:

1. FOR INPUT DATA

"1" = 2.0V
"0" = 0.8V

FOR OUTPUT DATA

"1" = 2.4V Min.
"0" = 0.5V Max.

2. A test is identified by the values of test group and test number in the table.
3. Any output or input not designated in the functional test table is left open.
4. A clock pulse is applied for each test except Test Group 30. Output levels are checked after the low to high transition of the clock except during the "RAM shifting" tests (33 2611 through 33 2735) where outputs are checked during the clock low time.
5. \overline{OE} is logic "0" for the entire functional test except as stated in Test Group 30.
6. The Table V functional tests shall be replicated for $V_{cc} = 4.5V$ and $V_{cc} = 5.5V$.
7. A "Z" in Test Group 30 indicates a pin is in the high impedance state. The high impedance state can be verified by either of two methods.

Method 1 - This method consists of forcing a voltage and measuring the current into or out of the device.

For the Y outputs, the current should be less than $\pm 50 \mu a$ when both 2.4V and 0.5V are forced.

For the Q_3 , Q_0 , RAM_3 , and RAM_0 outputs the current should be less than 100 μa when 2.4V is forced and less than -800 μa when 0.5V is forced. Both voltages have to be forced for each occurrence of Z.

Method 2 - This method consists of verifying that the output floats to a level of $1.5 \pm 0.5V$ when the appropriate load from Figure 6 is connected.

SET 1

Test No.	A3-0	B3-0	D3-0	CN	I676	I5-0	Y3-0	P	G	F3	CN4	OVR	F0	Q30	R30
1	0000	0017	0000	1	0001	0071	0000	0	1	0	1	0	1	1	1
2	0000	0017	0000	1	0001	0051	0017	0	0	1	0	0	1	1	1
3	0000	0017	0000	1	0001	0041	0000	0	0	0	1	0	1	1	1
4	0000	0017	0000	1	0001	0001	0000	0	0	1	0	0	1	1	1
5	0000	0017	0000	1	0001	0011	0017	0	0	1	0	0	1	1	1
6	0000	0017	0000	1	0001	0031	0017	0	0	1	0	0	1	1	1
7	0000	0017	0000	1	0001	0021	0001	1	0	1	0	0	1	1	1
8	0000	0017	0000	1	0001	0061	0017	1	1	1	0	0	1	1	1

SET 2

Test No.	A3-O	B3-O	D3-O	CN	I876	I5-O	Y3-O	P	G	F3	CN4	OVR	F0	Q30	R30
1	0012	0000	0001	0	0000	0037	0001	0000	0000	0000	1	1	00000000		
2	0000	0012	0004	0	0003	0037	0004	0000	0000	0000	1	1	00000000		
3	0012	0000	0002	0	0003	0037	0002	0000	0000	0000	1	1	00000000		
4	0012	0000	0010	0	0001	0060	0005	0000	0000	0000	1	1	00000000		
5	0012	0000	0010	0	0001	0061	0006	0000	0000	0000	1	1	00000000		
6	0012	0000	0010	0	0001	0062	0001	0000	0000	0000	1	1	00000000		
7	0012	0000	0010	0	0001	0063	0002	0000	0000	0000	1	1	00000000		
8	0012	0000	0010	0	0001	0064	0004	0000	0000	0000	1	1	00000000		
9	0012	0000	0010	0	0001	0065	0014	0000	0000	0000	1	1	00000000		
10	0012	0000	0010	0	0001	0066	0011	0000	0000	0000	1	1	00000000		
11	0012	0000	0010	0	0001	0067	0010	0000	0000	0000	1	1	00000000		
12	0012	0000	0010	0	0001	0070	0012	0000	0000	0000	1	1	00000000		
13	0012	0000	0010	0	0001	0071	0011	0000	0000	0000	1	1	00000000		
14	0012	0000	0010	0	0001	0072	0016	0000	0000	0000	1	1	00000000		
15	0012	0000	0010	0	0001	0073	0015	0000	0000	0000	1	1	00000000		
16	0012	0000	0010	0	0001	0074	0013	0000	0000	0000	1	1	00000000		
17	0012	0000	0010	0	0001	0075	0003	0000	0000	0000	1	1	00000000		
18	0012	0000	0010	0	0001	0076	0006	0000	0000	0000	1	1	00000000		
19	0012	0000	0010	0	0001	0077	0007	0000	0000	0000	1	1	00000000		

SET 3

Test No.	A3-0	B3-0	D3-0	CN	I876	I5-0	Y3-0	P	G	F3	EN	OVH	F0	C30	R30
1	0001	0001	0000	0	0003	0037	0000	0	0	00	11	11	11		10
2	0001	0001	0001	0	0004	0034	0000	0	0	00	11	11	11		10
3	0001	0001	0001	0	0004	0034	0010	0	0	00	11	11	11		10
4	0001	0001	0001	0	0004	0034	0014	0	0	00	11	11	11		10
5	0001	0001	0001	0	0004	0034	0016	0	0	00	11	11	11		00
6	0001	0001	0001	0	0004	0034	0007	0	0	00	11	11	11		01
7	0001	0001	0001	0	0004	0034	0003	0	0	00	11	11	11		01
8	0001	0001	0001	0	0004	0034	0001	0	0	00	11	11	11		01
9	0001	0001	0001	0	0004	0034	0000	0	0	00	11	11	11		10
10	0001	0001	0001	0	0004	0034	0010	0	0	00	11	11	11		00
11	0001	0001	0001	0	0004	0034	0004	0	0	00	11	11	11		10
12	0001	0001	0001	0	0004	0034	0012	0	0	00	11	11	11		00
13	0001	0001	0001	0	0004	0034	0005	0	0	00	11	11	11		01
14	0001	0001	0001	0	0004	0034	0002	0	0	00	11	11	11		10
15	0001	0001	0001	0	0004	0034	0011	0	0	00	11	11	11		11
16	0001	0001	0001	0	0004	0034	0014	0	0	00	11	11	11		00
17	0001	0001	0001	0	0004	0034	0006	0	0	00	11	11	11		10
18	0001	0001	0001	0	0004	0034	0013	0	0	00	11	11	11		11
19	0001	0001	0001	0	0004	0034	0015	0	0	00	11	11	11		11
20	0001	0001	0001	0	0004	0034	0016	0	0	00	11	11	11		10
21	0001	0001	0001	0	0004	0034	0017	0	0	00	11	11	11		01
22	0001	0001	0000	0	0003	0037	0000	0	1	00	11	11	11		10
23	0001	0001	0001	0	0005	0033	0000	0	0	00	11	11	11		10
24	0001	0001	0001	0	0005	0033	0010	0	0	00	11	11	11		10
25	0001	0001	0001	0	0005	0033	0014	0	0	00	11	11	11		10
26	0001	0001	0001	0	0005	0033	0016	0	0	00	11	11	11		00
27	0001	0001	0001	0	0005	0033	0007	0	0	00	11	11	11		01
28	0001	0001	0001	0	0005	0033	0003	0	0	00	11	11	11		01
29	0001	0001	0001	0	0005	0033	0001	0	0	00	11	11	11		01
30	0001	0001	0001	0	0005	0033	0000	0	0	00	11	11	11		10
31	0001	0001	0001	0	0005	0033	0010	0	0	00	11	11	11		00
32	0001	0001	0001	0	0005	0033	0004	0	0	00	11	11	11		00
33	0001	0001	0001	0	0005	0033	0012	0	0	00	11	11	11		10
34	0001	0001	0001	0	0005	0033	0005	0	0	00	11	11	11		01

SET 3

Test No.	A3-0	B3-0	D3-0	CN	I876	I5-0	Y3-0	P	G	F3	CN	OVR	F0	Q30	R30
35	0001	0001	0001	0	0005	0033	0002	0	0	0	1	1	0		10
36	0001	0001	0001	0	0005	0033	0011	0	0	1	1	1	0		11
37	0001	0001	0001	0	0005	0033	0014	0	0	1	1	1	0		00
38	0001	0001	0001	0	0005	0033	0006	0	0	1	1	1	0		10
39	0001	0001	0001	0	0005	0033	0013	0	0	1	1	1	0		11
40	0001	0001	0001	0	0005	0033	0015	0	0	1	1	1	0		11
41	0001	0001	0001	0	0005	0033	0016	0	0	1	1	1	0		10
42	0001	0001	0001	0	0005	0033	0017	0	0	1	1	1	0		01
43	0001	0001	0000	0	0003	0037	0000	0	0	1	1	1	0		01
44	0001	0001	0001	0	0006	0034	0000	0	0	1	1	1	0		01
45	0001	0001	0001	0	0006	0034	0001	0	0	1	1	1	0		01
46	0001	0001	0001	0	0006	0034	0003	0	0	1	1	1	0		01
47	0001	0001	0001	0	0006	0034	0007	0	0	1	1	1	0		00
48	0001	0001	0001	0	0006	0034	0016	0	0	1	1	1	0		10
49	0001	0001	0001	0	0006	0034	0014	0	0	1	1	1	0		10
50	0001	0001	0001	0	0006	0034	0010	0	0	1	1	1	0		10
51	0001	0001	0001	0	0006	0034	0000	0	0	1	1	1	0		01
52	0001	0001	0001	0	0006	0034	0001	0	0	1	1	1	0		00
53	0001	0001	0001	0	0006	0034	0002	0	0	1	1	1	0		01
54	0001	0001	0001	0	0006	0034	0005	0	0	1	1	1	0		00
55	0001	0001	0001	0	0006	0034	0012	0	0	1	1	1	0		10
56	0001	0001	0001	0	0006	0034	0004	0	0	1	1	1	0		01
57	0001	0001	0001	0	0006	0034	0011	0	0	1	1	1	0		11
58	0001	0001	0001	0	0006	0034	0003	0	0	1	1	1	0		00
59	0001	0001	0001	0	0006	0034	0006	0	0	1	1	1	0		01
60	0001	0001	0001	0	0006	0034	0015	0	0	1	1	1	0		11
61	0001	0001	0001	0	0006	0034	0013	0	0	1	1	1	0		11
62	0001	0001	0001	0	0006	0034	0007	0	0	1	1	1	0		01
63	0001	0001	0001	0	0006	0034	0017	0	0	1	1	1	0		10
64	0001	0001	0000	0	0003	0037	0000	0	0	1	1	1	0		01
65	0001	0001	0001	0	0007	0033	0000	0	0	1	1	1	0		01
66	0001	0001	0001	0	0007	0033	0001	0	0	1	1	1	0		01
67	0001	0001	0001	0	0007	0033	0003	0	0	1	1	1	0		01
68	0001	0001	0001	0	0007	0033	0007	0	0	1	1	1	0		00

SET 3

Test No.	A3-0	B3-0	D3-0	CN	I876	I5-0	Y3-0	P	G	F3	Q30	R30
69	0001	0001	0001	0	0007	0033	0016	0	0	1	1	10
70	0001	0001	0001	0	0007	0033	0014	0	0	1	1	10
71	0001	0001	0001	0	0007	0033	0010	0	0	1	1	10
72	0001	0001	0001	0	0007	0033	0000	0	0	1	1	01
73	0001	0001	0001	0	0007	0033	0001	0	0	1	1	00
74	0001	0001	0001	0	0007	0033	0002	0	0	1	1	01
75	0001	0001	0001	0	0007	0033	0005	0	0	1	1	00
76	0001	0001	0001	0	0007	0033	0012	0	0	1	1	10
77	0001	0001	0001	0	0007	0033	0004	0	0	1	1	01
78	0001	0001	0001	0	0007	0033	0011	0	0	1	1	11
79	0001	0001	0001	0	0007	0033	0003	0	0	1	1	00
80	0001	0001	0001	0	0007	0033	0006	0	0	1	1	01
81	0001	0001	0001	0	0007	0033	0015	0	0	1	1	11
82	0001	0001	0001	0	0007	0033	0013	0	0	1	1	11
83	0001	0001	0001	0	0007	0033	0007	0	0	1	1	01
84	0001	0001	0001	0	0007	0033	0017	0	0	1	1	10
85	0002	0002	0002	0	0003	0037	0000	0	0	1	1	10
86	0002	0002	0002	0	0004	0034	0000	0	0	1	1	10
87	0002	0002	0002	0	0004	0034	0010	0	0	1	1	10
88	0002	0002	0002	0	0004	0034	0014	0	0	1	1	10
89	0002	0002	0002	0	0004	0034	0016	0	0	1	1	00
90	0002	0002	0002	0	0004	0034	0007	0	0	1	1	01
91	0002	0002	0002	0	0004	0034	0003	0	0	1	1	01
92	0002	0002	0002	0	0004	0034	0001	0	0	1	1	01
93	0002	0002	0002	0	0004	0034	0000	0	0	1	1	10
94	0002	0002	0002	0	0004	0034	0010	0	0	1	1	00
95	0002	0002	0002	0	0004	0034	0004	0	0	1	1	10
96	0002	0002	0002	0	0004	0034	0012	0	0	1	1	00
97	0002	0002	0002	0	0004	0034	0005	0	0	1	1	01
98	0002	0002	0002	0	0004	0034	0002	0	0	1	1	10
99	0002	0002	0002	0	0004	0034	0011	0	0	1	1	11
100	0002	0002	0002	0	0004	0034	0014	0	0	1	1	00
101	0002	0002	0002	0	0004	0034	0006	0	0	1	1	10
102	0002	0002	0002	0	0004	0034	0013	0	0	1	1	11

SET 3

Test No.	A3-0	B3-0	D3-0	CN	I876	I5-0	Y3-0	P	G	F3	Q30	F0	Q30	R30
103	0002	0002	0002	0	0004	0034	0015	0	0	1		0		11
104	0002	0002	0002	0	0004	0034	0016	0	0	1		0		10
105	0002	0002	0002	0	0004	0034	0017	0	0	1		0		01
106	0002	0002	0000	0	0003	0037	0000	0	0	1		1		10
107	0002	0002	0002	0	0005	0033	0000	0	0	1		1		10
108	0002	0002	0002	0	0005	0033	0010	0	0	1		0		10
109	0002	0002	0002	0	0005	0033	0014	0	0	1		0		10
110	0002	0002	0002	0	0005	0033	0016	0	0	1		0		00
111	0002	0002	0002	0	0005	0033	0007	0	0	1		0		01
112	0002	0002	0002	0	0005	0033	0003	0	0	1		0		01
113	0002	0002	0002	0	0005	0033	0001	0	0	1		0		01
114	0002	0002	0002	0	0005	0033	0000	0	0	1		0		10
115	0002	0002	0002	0	0005	0033	0010	0	0	1		0		00
116	0002	0002	0002	0	0005	0033	0004	0	0	1		0		10
117	0002	0002	0002	0	0005	0033	0012	0	0	1		0		00
118	0002	0002	0002	0	0005	0033	0005	0	0	1		0		01
119	0002	0002	0002	0	0005	0033	0002	0	0	1		0		10
120	0002	0002	0002	0	0005	0033	0011	0	0	1		0		11
121	0002	0002	0002	0	0005	0033	0014	0	0	1		0		00
122	0002	0002	0002	0	0005	0033	0006	0	0	1		0		10
123	0002	0002	0002	0	0005	0033	0013	0	0	1		0		11
124	0002	0002	0002	0	0005	0033	0015	0	0	1		0		11
125	0002	0002	0002	0	0005	0033	0016	0	0	1		0		10
126	0002	0002	0002	0	0005	0033	0017	0	0	1		0		01
127	0002	0002	0000	0	0003	0037	0000	0	0	1		1		01
128	0002	0002	0002	0	0006	0034	0000	0	0	1		1		01
129	0002	0002	0002	0	0006	0034	0001	0	0	1		0		01
130	0002	0002	0002	0	0006	0034	0003	0	0	1		0		00
131	0002	0002	0002	0	0006	0034	0007	0	0	1		0		00
132	0002	0002	0002	0	0006	0034	0016	0	0	1		0		10
133	0002	0002	0002	0	0006	0034	0014	0	0	1		0		10
134	0002	0002	0002	0	0006	0034	0010	0	0	1		0		10
135	0002	0002	0002	0	0006	0034	0000	0	0	1		0		10
136	0002	0002	0002	0	0006	0034	0001	0	0	1		0		00

SET 3

Test No.	A3-0	E3-0	D3-0	CN	I876	I5-0	Y3-0	P	G	F3	7N3	8A0	F0	Q30	R30
137	0002	0002	0002	0	0006	0034	0002	0	0	0	1	1	0		01
138	0002	0002	0002	0	0006	0034	0005	0	0	0	1	1	0		00
139	0002	0002	0002	0	0006	0034	0012	0	0	0	1	1	0		10
140	0002	0002	0002	0	0006	0034	0004	0	0	0	1	1	0		01
141	0002	0002	0002	0	0006	0034	0011	0	0	0	1	1	0		11
142	0002	0002	0002	0	0006	0034	0003	0	0	0	1	1	0		00
143	0002	0002	0002	0	0006	0034	0006	0	0	0	1	1	0		01
144	0002	0002	0002	0	0006	0034	0015	0	0	0	1	1	0		11
145	0002	0002	0002	0	0006	0034	0013	0	0	0	1	1	0		11
146	0002	0002	0002	0	0006	0034	0007	0	0	0	1	1	0		01
147	0002	0002	0002	0	0006	0034	0017	0	0	0	1	1	0		10
148	0002	0002	0000	0	0003	0037	0000	0	0	0	1	1	0		01
149	0002	0002	0002	0	0007	0033	0000	0	0	0	1	1	0		01
150	0002	0002	0002	0	0007	0033	0001	0	0	0	1	1	0		01
151	0002	0002	0002	0	0007	0033	0003	0	0	0	1	1	0		01
152	0002	0002	0002	0	0007	0033	0007	0	0	0	1	1	0		00
153	0002	0002	0002	0	0007	0033	0016	0	0	0	1	1	0		10
154	0002	0002	0002	0	0007	0033	0014	0	0	0	1	1	0		10
155	0002	0002	0002	0	0007	0033	0010	0	0	0	1	1	0		10
156	0002	0002	0002	0	0007	0033	0000	0	0	0	1	1	0		01
157	0002	0002	0002	0	0007	0033	0001	0	0	0	1	1	0		00
158	0002	0002	0002	0	0007	0033	0002	0	0	0	1	1	0		01
159	0002	0002	0002	0	0007	0033	0005	0	0	0	1	1	0		00
160	0002	0002	0002	0	0007	0033	0012	0	0	0	1	1	0		10
161	0002	0002	0002	0	0007	0033	0004	0	0	0	1	1	0		01
162	0002	0002	0002	0	0007	0033	0011	0	0	0	1	1	0		11
163	0002	0002	0002	0	0007	0033	0003	0	0	0	1	1	0		00
164	0002	0002	0002	0	0007	0033	0006	0	0	0	1	1	0		01
165	0002	0002	0002	0	0007	0033	0015	0	0	0	1	1	0		11
166	0002	0002	0002	0	0007	0033	0013	0	0	0	1	1	0		11
167	0002	0002	0002	0	0007	0033	0007	0	0	0	1	1	0		01
168	0002	0002	0002	0	0007	0033	0017	0	0	0	1	1	0		10
169	0003	0003	0000	0	0003	0037	0000	0	0	0	1	1	0		10
170	0003	0003	0003	0	0004	0034	0000	0	0	0	1	1	0		10

SET 3

Test No.	A3-0	B3-0	D3-0	CN	I876	I5-0	Y3-0	P	G	F3	CN2	OVR	F0	Q30	R30
171	0003	0003	0003	0	0004	0034	0010	0	0	1	1	1	0		10
172	0003	0003	0003	0	0004	0034	0014	0	0	1	1	1	0		10
173	0003	0003	0003	0	0004	0034	0016	0	0	1	1	1	0		00
174	0003	0003	0003	0	0004	0034	0007	0	0	1	1	1	0		01
175	0003	0003	0003	0	0004	0034	0003	0	0	1	1	1	0		01
176	0003	0003	0003	0	0004	0034	0001	0	0	1	1	1	0		01
177	0003	0003	0003	0	0004	0034	0000	0	0	1	1	1	0		10
178	0003	0003	0003	0	0004	0034	0010	0	0	1	1	1	0		00
179	0003	0003	0003	0	0004	0034	0004	0	0	1	1	1	0		10
180	0003	0003	0003	0	0004	0034	0012	0	0	1	1	1	0		00
181	0003	0003	0003	0	0004	0034	0005	0	0	1	1	1	0		01
182	0003	0003	0003	0	0004	0034	0002	0	0	1	1	1	0		10
183	0003	0003	0003	0	0004	0034	0011	0	0	1	1	1	0		11
184	0003	0003	0003	0	0004	0034	0014	0	0	1	1	1	0		00
185	0003	0003	0003	0	0004	0034	0006	0	0	1	1	1	0		10
186	0003	0003	0003	0	0004	0034	0013	0	0	1	1	1	0		11
187	0003	0003	0003	0	0004	0034	0015	0	0	1	1	1	0		11
188	0003	0003	0003	0	0004	0034	0016	0	0	1	1	1	0		10
189	0003	0003	0003	0	0004	0034	0017	0	0	1	1	1	0		01
190	0003	0003	0000	0	0003	0037	0000	0	1	1	1	1	0		10
191	0003	0003	0003	0	0005	0033	0000	0	0	1	1	1	0		10
192	0003	0003	0003	0	0005	0033	0010	0	0	1	1	1	0		10
193	0003	0003	0003	0	0005	0033	0014	0	0	1	1	1	0		00
194	0003	0003	0003	0	0005	0033	0016	0	0	1	1	1	0		01
195	0003	0003	0003	0	0005	0033	0007	0	0	1	1	1	0		01
196	0003	0003	0003	0	0005	0033	0003	0	0	1	1	1	0		01
197	0003	0003	0003	0	0005	0033	0001	0	0	1	1	1	0		10
198	0003	0003	0003	0	0005	0033	0000	0	0	1	1	1	0		00
199	0003	0003	0003	0	0005	0033	0010	0	0	1	1	1	0		10
200	0003	0003	0003	0	0005	0033	0004	0	0	1	1	1	0		00
201	0003	0003	0003	0	0005	0033	0012	0	0	1	1	1	0		01
202	0003	0003	0003	0	0005	0033	0005	0	0	1	1	1	0		10
203	0003	0003	0003	0	0005	0033	0002	0	0	1	1	1	0		01
204	0003	0003	0003	0	0005	0033	0011	0	0	1	1	1	0		11

SET 3

Test No.	A3-0	B3-0	D3-0	CN	I876	I5-0	Y3-0	P	G	F3	CN2	RA0	F0	Q30	R30
205	0003	0003	0003	0	0005	0033	0014	0	0	1	1	1	0		00
206	0003	0003	0003	0	0005	0033	0005	0	0	1	1	1	0		10
207	0003	0003	0003	0	0005	0033	0013	0	0	1	1	1	0		11
208	0003	0003	0003	0	0005	0033	0015	0	0	1	1	1	0		11
209	0003	0003	0003	0	0005	0033	0016	0	0	1	1	1	0		10
210	0003	0003	0003	0	0005	0033	0017	0	0	1	1	1	0		01
211	0003	0003	0000	0	0003	0037	0000	0	0	1	1	1	0		01
212	0003	0003	0003	0	0006	0034	0000	0	0	1	1	1	0		01
213	0003	0003	0003	0	0006	0034	0001	0	0	1	1	1	0		01
214	0003	0003	0003	0	0006	0034	0003	0	0	1	1	1	0		00
215	0003	0003	0003	0	0006	0034	0007	0	0	1	1	1	0		10
216	0003	0003	0003	0	0006	0034	0016	0	0	1	1	1	0		10
217	0003	0003	0003	0	0006	0034	0014	0	0	1	1	1	0		10
218	0003	0003	0003	0	0006	0034	0010	0	0	1	1	1	0		01
219	0003	0003	0003	0	0006	0034	0000	0	0	1	1	1	0		00
220	0003	0003	0003	0	0006	0034	0001	0	0	1	1	1	0		01
221	0003	0003	0003	0	0006	0034	0002	0	0	1	1	1	0		00
222	0003	0003	0003	0	0006	0034	0005	0	0	1	1	1	0		10
223	0003	0003	0003	0	0006	0034	0012	0	0	1	1	1	0		01
224	0003	0003	0003	0	0006	0034	0004	0	0	1	1	1	0		11
225	0003	0003	0003	0	0006	0034	0011	0	0	1	1	1	0		00
226	0003	0003	0003	0	0006	0034	0003	0	0	1	1	1	0		01
227	0003	0003	0003	0	0006	0034	0006	0	0	1	1	1	0		11
228	0003	0003	0003	0	0006	0034	0015	0	0	1	1	1	0		01
229	0003	0003	0003	0	0006	0034	0013	0	0	1	1	1	0		11
230	0003	0003	0003	0	0006	0034	0007	0	0	1	1	1	0		11
231	0003	0003	0003	0	0006	0034	0017	0	0	1	1	1	0		01
232	0003	0003	0000	0	0003	0037	0000	0	0	1	1	1	0		01
233	0003	0003	0003	0	0007	0033	0000	0	0	1	1	1	0		01
234	0003	0003	0003	0	0007	0033	0001	0	0	1	1	1	0		01
235	0003	0003	0003	0	0007	0033	0003	0	0	1	1	1	0		00
236	0003	0003	0003	0	0007	0033	0007	0	0	1	1	1	0		00
237	0003	0003	0003	0	0007	0033	0016	0	0	1	1	1	0		10
238	0003	0003	0003	0	0007	0033	0014	0	0	1	1	1	0		10

SET 3

Test No.	A3-0	B3-0	D3-0	CN	I876	I5-0	Y3-0	P	G	F3	CN2	OVR	F0	Q30	R30
239	0003	0003	0003	0	0007	0033	0010	0	0	1	1	1	0		10
240	0003	0003	0003	0	0007	0033	0000	0	0	0	1	1	0		01
241	0003	0003	0003	0	0007	0033	0001	0	0	0	1	1	0		00
242	0003	0003	0003	0	0007	0033	0002	0	0	0	1	1	0		01
243	0003	0003	0003	0	0007	0033	0005	0	0	0	1	1	0		00
244	0003	0003	0003	0	0007	0033	0012	0	0	0	1	1	0		10
245	0003	0003	0003	0	0007	0033	0004	0	0	0	1	1	0		01
246	0003	0003	0003	0	0007	0033	0011	0	0	0	1	1	0		11
247	0003	0003	0003	0	0007	0033	0003	0	0	0	1	1	0		00
248	0003	0003	0003	0	0007	0033	0006	0	0	0	1	1	0		01
249	0003	0003	0003	0	0007	0033	0015	0	0	0	1	1	0		11
250	0003	0003	0003	0	0007	0033	0013	0	0	0	1	1	0		11
251	0003	0003	0003	0	0007	0033	0007	0	0	0	1	1	0		01
252	0003	0003	0003	0	0007	0033	0017	0	0	0	1	1	0		10
253	0004	0004	0000	0	0003	0037	0000	0	1	0	0	0	1		10
254	0004	0004	0004	0	0004	0034	0000	0	0	0	0	0	1		10
255	0004	0004	0004	0	0004	0034	0010	0	0	0	0	0	0		10
256	0004	0004	0004	0	0004	0034	0014	0	0	0	0	0	0		10
257	0004	0004	0004	0	0004	0034	0016	0	0	0	0	0	0		00
258	0004	0004	0004	0	0004	0034	0007	0	0	0	0	0	0		01
259	0004	0004	0004	0	0004	0034	0003	0	0	0	0	0	0		01
260	0004	0004	0004	0	0004	0034	0001	0	0	0	0	0	0		01
261	0004	0004	0004	0	0004	0034	0000	0	0	0	0	0	0		10
262	0004	0004	0004	0	0004	0034	0010	0	0	0	0	0	0		00
263	0004	0004	0004	0	0004	0034	0004	0	0	0	0	0	0		10
264	0004	0004	0004	0	0004	0034	0012	0	0	0	0	0	0		00
265	0004	0004	0004	0	0004	0034	0005	0	0	0	0	0	0		01
266	0004	0004	0004	0	0004	0034	0002	0	0	0	0	0	0		10
267	0004	0004	0004	0	0004	0034	0011	0	0	0	0	0	0		11
268	0004	0004	0004	0	0004	0034	0014	0	0	0	0	0	0		00
269	0004	0004	0004	0	0004	0034	0006	0	0	0	0	0	0		10
270	0004	0004	0004	0	0004	0034	0013	0	0	0	0	0	0		11
271	0004	0004	0004	0	0004	0034	0015	0	0	0	0	0	0		11
272	0004	0004	0004	0	0004	0034	0016	0	0	0	0	0	0		10

SET 3

Test No.	A3-0	E3-0	D3-0	CN	I876	I5-0	Y3-0	P	G	F3	CN2	OV0	F0	Q30	R30
273	0004	0004	0004	0	0004	0034	0017	0	1	1	0	0	0		01
274	0004	0004	0000	0	0003	0037	0000	0	1	1	0	1	1		10
275	0004	0004	0004	0	0005	0033	0000	0	0	0	0	1	0		10
276	0004	0004	0004	0	0005	0033	0010	0	0	0	0	1	0		10
277	0004	0004	0004	0	0005	0033	0014	0	0	0	0	1	0		00
278	0004	0004	0004	0	0005	0033	0016	0	0	0	0	1	0		01
279	0004	0004	0004	0	0005	0033	0007	0	0	0	0	1	0		01
280	0004	0004	0004	0	0005	0033	0003	0	0	0	0	1	0		01
281	0004	0004	0004	0	0005	0033	0001	0	0	0	0	1	0		01
282	0004	0004	0004	0	0005	0033	0000	0	0	0	0	1	0		00
283	0004	0004	0004	0	0005	0033	0000	0	0	0	0	1	0		00
284	0004	0004	0004	0	0005	0033	0010	0	0	0	0	1	0		00
285	0004	0004	0004	0	0005	0033	0004	0	0	0	0	1	0		00
286	0004	0004	0004	0	0005	0033	0012	0	0	0	0	1	0		01
287	0004	0004	0004	0	0005	0033	0005	0	0	0	0	1	0		10
288	0004	0004	0004	0	0005	0033	0002	0	0	0	0	1	0		11
289	0004	0004	0004	0	0005	0033	0011	0	0	0	0	1	0		00
290	0004	0004	0004	0	0005	0033	0014	0	0	0	0	1	0		10
291	0004	0004	0004	0	0005	0033	0006	0	0	0	0	1	0		11
292	0004	0004	0004	0	0005	0033	0013	0	0	0	0	1	0		11
293	0004	0004	0004	0	0005	0033	0015	0	0	0	0	1	0		10
294	0004	0004	0004	0	0005	0033	0016	0	0	0	0	1	0		01
295	0004	0004	0000	0	0005	0033	0017	0	0	0	0	1	0		01
296	0004	0004	0004	0	0003	0037	0000	0	1	0	0	0	1		01
297	0004	0004	0004	0	0006	0034	0001	0	0	0	0	0	1		01
298	0004	0004	0004	0	0006	0034	0003	0	0	0	0	0	1		01
299	0004	0004	0004	0	0006	0034	0007	0	0	0	0	0	1		00
300	0004	0004	0004	0	0006	0034	0016	0	0	0	0	0	1		10
301	0004	0004	0004	0	0006	0034	0014	0	0	0	0	0	1		10
302	0004	0004	0004	0	0006	0034	0010	0	0	0	0	0	1		10
303	0004	0004	0004	0	0006	0034	0000	0	0	0	0	0	1		01
304	0004	0004	0004	0	0006	0034	0001	0	0	0	0	0	1		00
305	0004	0004	0004	0	0006	0034	0002	0	0	0	0	0	1		01
306	0004	0004	0004	0	0006	0034	0005	0	0	0	0	0	1		00

SET 3

Test No.	A3-0	B3-0	D3-0	CN	I876	I5-0	Y3-0	P	G	F3	CN2	RA0	F0	Q30	R30
307	0004	0004	0004	0	0006	0034	0012	0	0	10	1111111111	1111111111	0		10
308	0004	0004	0004	0	0006	0034	0004	0	0	01	1111111111	1111111111	0		01
309	0004	0004	0004	0	0006	0034	0011	0	0	11	1111111111	1111111111	0		11
310	0004	0004	0004	0	0006	0034	0003	0	0	00	1111111111	1111111111	0		00
311	0004	0004	0004	0	0006	0034	0006	0	0	01	1111111111	1111111111	0		01
312	0004	0004	0004	0	0006	0034	0015	0	0	11	1111111111	1111111111	0		11
313	0004	0004	0004	0	0006	0034	0013	0	0	11	1111111111	1111111111	0		11
314	0004	0004	0004	0	0006	0034	0007	0	0	01	1111111111	1111111111	0		01
315	0004	0004	0004	0	0006	0034	0017	0	0	10	1111111111	1111111111	0		10
316	0004	0004	0004	0	0003	0037	0000	0	1	01	1111111111	1111111111	1		01
317	0004	0004	0004	0	0007	0033	0000	0	0	01	1111111111	1111111111	1		01
318	0004	0004	0004	0	0007	0033	0001	0	0	01	1111111111	1111111111	0		01
319	0004	0004	0004	0	0007	0033	0003	0	0	00	1111111111	1111111111	0		00
320	0004	0004	0004	0	0007	0033	0007	0	0	10	1111111111	1111111111	0		10
321	0004	0004	0004	0	0007	0033	0016	0	0	10	1111111111	1111111111	0		10
322	0004	0004	0004	0	0007	0033	0014	0	0	10	1111111111	1111111111	0		10
323	0004	0004	0004	0	0007	0033	0010	0	0	01	1111111111	1111111111	0		01
324	0004	0004	0004	0	0007	0033	0000	0	0	00	1111111111	1111111111	0		00
325	0004	0004	0004	0	0007	0033	0001	0	0	01	1111111111	1111111111	0		01
326	0004	0004	0004	0	0007	0033	0002	0	0	00	1111111111	1111111111	0		00
327	0004	0004	0004	0	0007	0033	0005	0	0	10	1111111111	1111111111	0		10
328	0004	0004	0004	0	0007	0033	0012	0	0	01	1111111111	1111111111	0		01
329	0004	0004	0004	0	0007	0033	0004	0	0	11	1111111111	1111111111	0		11
330	0004	0004	0004	0	0007	0033	0011	0	0	00	1111111111	1111111111	0		00
331	0004	0004	0004	0	0007	0033	0003	0	0	01	1111111111	1111111111	0		01
332	0004	0004	0004	0	0007	0033	0006	0	0	11	1111111111	1111111111	0		11
333	0004	0004	0004	0	0007	0033	0015	0	0	11	1111111111	1111111111	0		11
334	0004	0004	0004	0	0007	0033	0013	0	0	01	1111111111	1111111111	0		01
335	0004	0004	0004	0	0007	0033	0007	0	0	10	1111111111	1111111111	0		10
336	0004	0004	0004	0	0007	0033	0017	0	0	01	1111111111	1111111111	0		01
337	0005	0005	0000	0	0003	0037	0000	0	1	10	1111111111	1111111111	0		10
338	0005	0005	0005	0	0004	0034	0000	0	0	01	1111111111	1111111111	0		01
339	0005	0005	0005	0	0004	0034	0010	0	0	10	1111111111	1111111111	0		10
340	0005	0005	0005	0	0004	0034	0014	0	0	10	1111111111	1111111111	0		10

SET 3

Test No.	A3-0	B3-0	D3-0	CN	I876	I5-0	Y3-0	P	G	F3	7N5	RA0	F0	Q30	R30
341	0005	0005	0005	0	0004	0034	0016	0	0	1	1	1	0		00
342	0005	0005	0005	0	0004	0034	0007	0	0	0	1	1	0		01
343	0005	0005	0005	0	0004	0034	0003	0	0	0	1	1	0		01
344	0005	0005	0005	0	0004	0034	0001	0	0	0	1	1	0		01
345	0005	0005	0005	0	0004	0034	0000	0	0	0	1	1	0		10
346	0005	0005	0005	0	0004	0034	0010	0	0	0	1	1	0		00
347	0005	0005	0005	0	0004	0034	0004	0	0	0	1	1	0		10
348	0005	0005	0005	0	0004	0034	0012	0	0	0	1	1	0		00
349	0005	0005	0005	0	0004	0034	0005	0	0	0	1	1	0		01
350	0005	0005	0005	0	0004	0034	0002	0	0	0	1	1	0		10
351	0005	0005	0005	0	0004	0034	0011	0	0	0	1	1	0		11
352	0005	0005	0005	0	0004	0034	0014	0	0	0	1	1	0		00
353	0005	0005	0005	0	0004	0034	0006	0	0	0	1	1	0		10
354	0005	0005	0005	0	0004	0034	0013	0	0	0	1	1	0		11
355	0005	0005	0005	0	0004	0034	0015	0	0	0	1	1	0		11
356	0005	0005	0005	0	0004	0034	0016	0	0	0	1	1	0		10
357	0005	0005	0005	0	0004	0034	0017	0	1	0	0	0	0		01
358	0005	0005	0000	0	0003	0037	0000	0	0	0	0	0	1		10
359	0005	0005	0005	0	0005	0033	0000	0	0	0	0	0	1		10
360	0005	0005	0005	0	0005	0033	0010	0	0	0	0	0	1		10
361	0005	0005	0005	0	0005	0033	0014	0	0	0	0	0	0		00
362	0005	0005	0005	0	0005	0033	0016	0	0	0	0	0	0		01
363	0005	0005	0005	0	0005	0033	0007	0	0	0	0	0	0		01
364	0005	0005	0005	0	0005	0033	0003	0	0	0	0	0	0		01
365	0005	0005	0005	0	0005	0033	0001	0	0	0	0	0	0		01
366	0005	0005	0005	0	0005	0033	0000	0	0	0	0	0	0		10
367	0005	0005	0005	0	0005	0033	0010	0	0	0	0	0	0		10
368	0005	0005	0005	0	0005	0033	0004	0	0	0	0	0	0		00
369	0005	0005	0005	0	0005	0033	0012	0	0	0	0	0	0		00
370	0005	0005	0005	0	0005	0033	0005	0	0	0	0	0	0		01
371	0005	0005	0005	0	0005	0033	0002	0	0	0	0	0	0		10
372	0005	0005	0005	0	0005	0033	0011	0	0	0	0	0	0		11
373	0005	0005	0005	0	0005	0033	0014	0	0	0	0	0	0		00
374	0005	0005	0005	0	0005	0033	0006	0	0	0	0	0	0		10

SET 3

Test No.	A3-0	B3-0	D3-0	CN	I876	I5-0	Y3-0	P	G	F3	IN	VAR	F0	Q30	R30
375	0005	0005	0005	0	0005	0033	0013	0	0	1	1	1	0		11
376	0005	0005	0005	0	0005	0033	0015	0	0	1	1	1	0		11
377	0005	0005	0005	0	0005	0033	0016	0	0	1	1	1	0		10
378	0005	0005	0005	0	0005	0033	0017	0	0	1	1	1	0		01
379	0005	0005	0005	0	0005	0037	0000	0	0	1	1	1	0		01
380	0005	0005	0005	0	0006	0034	0000	0	0	1	1	1	0		01
381	0005	0005	0005	0	0006	0034	0001	0	0	1	1	1	0		01
382	0005	0005	0005	0	0006	0034	0003	0	0	1	1	1	0		00
383	0005	0005	0005	0	0006	0034	0007	0	0	1	1	1	0		00
384	0005	0005	0005	0	0006	0034	0016	0	0	1	1	1	0		10
385	0005	0005	0005	0	0006	0034	0014	0	0	1	1	1	0		10
386	0005	0005	0005	0	0006	0034	0010	0	0	1	1	1	0		10
387	0005	0005	0005	0	0006	0034	0000	0	0	1	1	1	0		01
388	0005	0005	0005	0	0006	0034	0001	0	0	1	1	1	0		00
389	0005	0005	0005	0	0006	0034	0002	0	0	1	1	1	0		01
390	0005	0005	0005	0	0006	0034	0005	0	0	1	1	1	0		00
391	0005	0005	0005	0	0006	0034	0012	0	0	1	1	1	0		10
392	0005	0005	0005	0	0006	0034	0004	0	0	1	1	1	0		01
393	0005	0005	0005	0	0006	0034	0011	0	0	1	1	1	0		11
394	0005	0005	0005	0	0006	0034	0003	0	0	1	1	1	0		00
395	0005	0005	0005	0	0006	0034	0006	0	0	1	1	1	0		01
396	0005	0005	0005	0	0006	0034	0015	0	0	1	1	1	0		11
397	0005	0005	0005	0	0006	0034	0013	0	0	1	1	1	0		11
398	0005	0005	0005	0	0006	0034	0007	0	0	1	1	1	0		01
399	0005	0005	0005	0	0006	0034	0017	0	0	1	1	1	0		10
400	0005	0005	0005	0	0003	0037	0000	0	0	1	1	1	0		01
401	0005	0005	0005	0	0007	0033	0000	0	0	1	1	1	0		01
402	0005	0005	0005	0	0007	0033	0001	0	0	1	1	1	0		01
403	0005	0005	0005	0	0007	0033	0003	0	0	1	1	1	0		01
404	0005	0005	0005	0	0007	0033	0007	0	0	1	1	1	0		00
405	0005	0005	0005	0	0007	0033	0016	0	0	1	1	1	0		10
406	0005	0005	0005	0	0007	0033	0014	0	0	1	1	1	0		10
407	0005	0005	0005	0	0007	0033	0010	0	0	1	1	1	0		10
408	0005	0005	0005	0	0007	0033	0000	0	0	1	1	1	0		01

SET 3

Test No.	A3-0	B3-0	D3-0	CN	I876	I5-0	Y3-0	P	G	F3	Z3	RA0	F0	Q30	R30
409	0005	0005	0005	0	0007	0033	0001	0	0	000	1111	1111	0		00
410	0005	0005	0005	0	0007	0033	0002	0	0	000	1111	1111	0		01
411	0005	0005	0005	0	0007	0033	0005	0	0	000	1111	1111	0		00
412	0005	0005	0005	0	0007	0033	0012	0	0	000	1111	1111	0		10
413	0005	0005	0005	0	0007	0033	0004	0	0	000	1111	1111	0		01
414	0005	0005	0005	0	0007	0033	0011	0	0	000	1111	1111	0		11
415	0005	0005	0005	0	0007	0033	0003	0	0	000	1111	1111	0		00
416	0005	0005	0005	0	0007	0033	0006	0	0	000	1111	1111	0		01
417	0005	0005	0005	0	0007	0033	0015	0	0	000	1111	1111	0		11
418	0005	0005	0005	0	0007	0033	0013	0	0	000	1111	1111	0		11
419	0005	0005	0005	0	0007	0033	0007	0	0	000	1111	1111	0		01
420	0005	0005	0005	0	0007	0033	0017	0	0	000	1111	1111	0		10
421	0006	0006	0006	0	0003	0037	0000	0	1	100	1111	1111	1		10
422	0006	0006	0006	0	0004	0034	0000	0	1	100	1111	1111	1		10
423	0006	0006	0006	0	0004	0034	0010	0	0	111	1111	1111	0		10
424	0006	0006	0006	0	0004	0034	0014	0	0	111	1111	1111	0		10
425	0006	0006	0006	0	0004	0034	0016	0	0	111	1111	1111	0		00
426	0006	0006	0006	0	0004	0034	0007	0	0	111	1111	1111	0		01
427	0006	0006	0006	0	0004	0034	0003	0	0	111	1111	1111	0		01
428	0006	0006	0006	0	0004	0034	0001	0	0	111	1111	1111	0		01
429	0006	0006	0006	0	0004	0034	0000	0	0	111	1111	1111	0		10
430	0006	0006	0006	0	0004	0034	0010	0	0	111	1111	1111	0		10
431	0006	0006	0006	0	0004	0034	0004	0	0	111	1111	1111	0		10
432	0006	0006	0006	0	0004	0034	0012	0	0	111	1111	1111	0		00
433	0006	0006	0006	0	0004	0034	0005	0	0	111	1111	1111	0		01
434	0006	0006	0006	0	0004	0034	0002	0	0	111	1111	1111	0		10
435	0006	0006	0006	0	0004	0034	0011	0	0	111	1111	1111	0		11
436	0006	0006	0006	0	0004	0034	0014	0	0	111	1111	1111	0		00
437	0006	0006	0006	0	0004	0034	0006	0	0	111	1111	1111	0		10
438	0006	0006	0006	0	0004	0034	0013	0	0	111	1111	1111	0		11
439	0006	0006	0006	0	0004	0034	0015	0	0	111	1111	1111	0		11
440	0006	0006	0006	0	0004	0034	0016	0	0	111	1111	1111	0		10
441	0006	0006	0006	0	0004	0034	0017	0	1	111	1111	1111	0		11
442	0006	0006	0006	0	0003	0037	0000	0	0	111	1111	1111	0		01

SET 3

Test No.	A3-0	B3-0	D3-0	CN	I676	I5-0	Y3-0	P	G	F3	FN0	OV0	F0	Q30	R30
443	0006	0006	0006	0	0005	0033	0000	0	0	0	0	1	1		10
444	0006	0006	0006	0	0005	0033	0010	0	0	0	0	1	0		10
445	0006	0006	0006	0	0005	0033	0014	0	0	0	0	1	0		10
446	0006	0006	0006	0	0005	0033	0016	0	0	0	0	1	0		00
447	0006	0006	0006	0	0005	0033	0007	0	0	0	0	1	0		01
448	0006	0006	0006	0	0005	0033	0003	0	0	0	0	1	0		01
449	0006	0006	0006	0	0005	0033	0001	0	0	0	0	1	0		01
450	0006	0006	0006	0	0005	0033	0000	0	0	0	0	1	0		10
451	0006	0006	0006	0	0005	0033	0010	0	0	0	0	1	0		00
452	0006	0006	0006	0	0005	0033	0004	0	0	0	0	1	0		10
453	0006	0006	0006	0	0005	0033	0012	0	0	0	0	1	0		00
454	0006	0006	0006	0	0005	0033	0005	0	0	0	0	1	0		01
455	0006	0006	0006	0	0005	0033	0002	0	0	0	0	1	0		10
456	0006	0006	0006	0	0005	0033	0011	0	0	0	0	1	0		11
457	0006	0006	0006	0	0005	0033	0014	0	0	0	0	1	0		00
458	0006	0006	0006	0	0005	0033	0006	0	0	0	0	1	0		10
459	0006	0006	0006	0	0005	0033	0013	0	0	0	0	1	0		11
460	0006	0006	0006	0	0005	0033	0015	0	0	0	0	1	0		11
461	0006	0006	0006	0	0005	0033	0016	0	0	0	0	1	0		10
462	0006	0006	0006	0	0005	0033	0017	0	1	0	0	0	1		01
463	0006	0006	0000	0	0003	0037	0000	0	0	0	0	0	1		01
464	0006	0006	0006	0	0006	0034	0000	0	0	0	0	0	1		01
465	0006	0006	0006	0	0006	0034	0001	0	0	0	0	0	0		01
466	0006	0006	0006	0	0006	0034	0003	0	0	0	0	0	0		00
467	0006	0006	0006	0	0006	0034	0007	0	0	0	0	0	0		10
468	0006	0006	0006	0	0006	0034	0016	0	0	0	0	0	0		10
469	0006	0006	0006	0	0006	0034	0014	0	0	0	0	0	0		10
470	0006	0006	0006	0	0006	0034	0010	0	0	0	0	0	0		01
471	0006	0006	0006	0	0006	0034	0000	0	0	0	0	0	0		00
472	0006	0006	0006	0	0006	0034	0001	0	0	0	0	0	0		01
473	0006	0006	0006	0	0006	0034	0002	0	0	0	0	0	0		00
474	0006	0006	0006	0	0006	0034	0005	0	0	0	0	0	0		01
475	0006	0006	0006	0	0006	0034	0012	0	0	0	0	0	0		00

SET 3

Test No.	A3-0	E3-0	D3-0	CN	I876	I5-0	Y3-0	P	G	F3	CN7	OVR	F0	Q30	R30
477	0006	0006	0006	0	0006	0034	0011	0	0	1	1	1	0		11
478	0006	0006	0006	0	0006	0034	0003	0	0	0	1	1	0		00
479	0006	0006	0006	0	0006	0034	0006	0	0	1	1	1	0		01
480	0006	0006	0006	0	0006	0034	0015	0	0	1	1	1	0		11
481	0006	0006	0006	0	0006	0034	0013	0	0	1	1	1	0		11
482	0006	0006	0006	0	0006	0034	0007	0	0	1	1	1	0		01
483	0006	0006	0006	0	0006	0034	0017	0	1	0	1	1	0		10
484	0006	0006	0000	0	0003	0037	0000	0	0	0	1	1	0		01
485	0006	0006	0006	0	0007	0033	0000	0	0	0	1	1	0		01
486	0006	0006	0006	0	0007	0033	0001	0	0	0	1	1	0		01
487	0006	0006	0006	0	0007	0033	0003	0	0	0	1	1	0		00
488	0006	0006	0006	0	0007	0033	0007	0	0	0	1	1	0		10
489	0006	0006	0006	0	0007	0033	0016	0	0	0	1	1	0		10
490	0006	0006	0006	0	0007	0033	0014	0	0	0	1	1	0		10
491	0006	0006	0006	0	0007	0033	0010	0	0	0	1	1	0		01
492	0006	0006	0006	0	0007	0033	0000	0	0	0	1	1	0		00
493	0006	0006	0006	0	0007	0033	0001	0	0	0	1	1	0		01
494	0006	0006	0006	0	0007	0033	0002	0	0	0	1	1	0		00
495	0006	0006	0006	0	0007	0033	0005	0	0	0	1	1	0		10
496	0006	0006	0006	0	0007	0033	0012	0	0	0	1	1	0		01
497	0006	0006	0006	0	0007	0033	0004	0	0	0	1	1	0		11
498	0006	0006	0006	0	0007	0033	0011	0	0	0	1	1	0		00
499	0006	0006	0006	0	0007	0033	0003	0	0	0	1	1	0		01
500	0006	0006	0006	0	0007	0033	0006	0	0	0	1	1	0		11
501	0006	0006	0006	0	0007	0033	0015	0	0	0	1	1	0		11
502	0006	0006	0006	0	0007	0033	0013	0	0	0	1	1	0		01
503	0006	0006	0006	0	0007	0033	0007	0	0	0	1	1	0		10
504	0006	0006	0006	0	0007	0033	0017	0	0	0	1	1	0		10
505	0007	0007	0000	0	0003	0037	0000	0	1	0	1	1	0		10
506	0007	0007	0007	0	0004	0034	0000	0	0	0	1	1	0		10
507	0007	0007	0007	0	0004	0034	0010	0	0	0	1	1	0		10
508	0007	0007	0007	0	0004	0034	0014	0	0	0	1	1	0		10
509	0007	0007	0007	0	0004	0034	0016	0	0	0	1	1	0		00
510	0007	0007	0007	0	0004	0034	0007	0	0	0	1	1	0		01

SET 3

Test No.	A3-0	B3-0	D3-0	CN	I876	I5-0	Y3-0	P	G	F3	CN1	OVN	FO	C30	P30
511	0007	0007	0007	0	0004	0034	0003	0	0	000	1	1	0		01
512	0007	0007	0007	0	0004	0034	0001	0	0	000	1	1	0		01
513	0007	0007	0007	0	0004	0034	0000	0	0	000	1	1	0		10
514	0007	0007	0007	0	0004	0034	0010	0	0	000	1	1	0		00
515	0007	0007	0007	0	0004	0034	0004	0	0	000	1	1	0		10
516	0007	0007	0007	0	0004	0034	0012	0	0	000	1	1	0		00
517	0007	0007	0007	0	0004	0034	0005	0	0	000	1	1	0		01
518	0007	0007	0007	0	0004	0034	0002	0	0	000	1	1	0		10
519	0007	0007	0007	0	0004	0034	0011	0	0	000	1	1	0		11
520	0007	0007	0007	0	0004	0034	0014	0	0	000	1	1	0		00
521	0007	0007	0007	0	0004	0034	0006	0	0	000	1	1	0		10
522	0007	0007	0007	0	0004	0034	0013	0	0	000	1	1	0		11
523	0007	0007	0007	0	0004	0034	0015	0	0	000	1	1	0		11
524	0007	0007	0007	0	0004	0034	0016	0	0	000	1	1	0		10
525	0007	0007	0007	0	0004	0034	0017	0	0	000	1	1	0		01
526	0007	0007	0000	0	0003	0037	0000	0	0	000	1	1	0		10
527	0007	0007	0007	0	0005	0033	0000	0	0	000	1	1	0		10
528	0007	0007	0007	0	0005	0033	0010	0	0	000	1	1	0		10
529	0007	0007	0007	0	0005	0033	0014	0	0	000	1	1	0		00
530	0007	0007	0007	0	0005	0033	0016	0	0	000	1	1	0		01
531	0007	0007	0007	0	0005	0033	0007	0	0	000	1	1	0		01
532	0007	0007	0007	0	0005	0033	0003	0	0	000	1	1	0		01
533	0007	0007	0007	0	0005	0033	0001	0	0	000	1	1	0		01
534	0007	0007	0007	0	0005	0033	0000	0	0	000	1	1	0		10
535	0007	0007	0007	0	0005	0033	0010	0	0	000	1	1	0		10
536	0007	0007	0007	0	0005	0033	0004	0	0	000	1	1	0		00
537	0007	0007	0007	0	0005	0033	0012	0	0	000	1	1	0		01
538	0007	0007	0007	0	0005	0033	0005	0	0	000	1	1	0		10
539	0007	0007	0007	0	0005	0033	0002	0	0	000	1	1	0		11
540	0007	0007	0007	0	0005	0033	0011	0	0	000	1	1	0		11
541	0007	0007	0007	0	0005	0033	0014	0	0	000	1	1	0		0
542	0007	0007	0007	0	0005	0033	0006	0	0	000	1	1	0		10
543	0007	0007	0007	0	0005	0033	0013	0	0	000	1	1	0		11
544	0007	0007	0007	0	0005	0033	0015	0	0	000	1	1	0		11

SET 3

Test No.	A3-0	B3-0	D3-0	CN	I876	I5-0	Y3-0	P	G	F3	CN2	RA0	F0	Q30	R30
545	0007	0007	0007	0	0005	0033	0016	0	0	110	110	110	00		10
546	0007	0007	0007	0	0005	0033	0017	0	1	100	110	110	01		01
547	0007	0007	0000	0	0003	0037	0000	0	0	000	110	110	11		01
548	0007	0007	0007	0	0006	0034	0000	0	0	000	110	110	00		01
549	0007	0007	0007	0	0006	0034	0001	0	0	000	110	110	00		01
550	0007	0007	0007	0	0006	0034	0003	0	0	000	110	110	00		01
551	0007	0007	0007	0	0006	0034	0007	0	0	000	110	110	00		01
552	0007	0007	0007	0	0006	0034	0016	0	0	000	110	110	00		01
553	0007	0007	0007	0	0006	0034	0014	0	0	000	110	110	00		01
554	0007	0007	0007	0	0006	0034	0010	0	0	000	110	110	00		01
555	0007	0007	0007	0	0006	0034	0000	0	0	000	110	110	00		01
556	0007	0007	0007	0	0006	0034	0001	0	0	000	110	110	00		01
557	0007	0007	0007	0	0006	0034	0002	0	0	000	110	110	00		01
558	0007	0007	0007	0	0006	0034	0005	0	0	000	110	110	00		01
559	0007	0007	0007	0	0006	0034	0012	0	0	000	110	110	00		01
560	0007	0007	0007	0	0006	0034	0004	0	0	000	110	110	00		01
561	0007	0007	0007	0	0006	0034	0011	0	0	000	110	110	00		01
562	0007	0007	0007	0	0006	0034	0003	0	0	000	110	110	00		01
563	0007	0007	0007	0	0006	0034	0006	0	0	000	110	110	00		01
564	0007	0007	0007	0	0006	0034	0015	0	0	000	110	110	00		01
565	0007	0007	0007	0	0006	0034	0013	0	0	000	110	110	00		01
566	0007	0007	0007	0	0006	0034	0007	0	1	000	110	110	00		01
567	0007	0007	0007	0	0006	0034	0017	0	0	000	110	110	00		01
568	0007	0007	0000	0	0003	0037	0000	0	0	000	110	110	00		01
569	0007	0007	0007	0	0007	0033	0000	0	0	000	110	110	00		01
570	0007	0007	0007	0	0007	0033	0001	0	0	000	110	110	00		01
571	0007	0007	0007	0	0007	0033	0003	0	0	000	110	110	00		01
572	0007	0007	0007	0	0007	0033	0007	0	0	000	110	110	00		01
573	0007	0007	0007	0	0007	0033	0016	0	0	000	110	110	00		01
574	0007	0007	0007	0	0007	0033	0014	0	0	000	110	110	00		01
575	0007	0007	0007	0	0007	0033	0010	0	0	000	110	110	00		01
576	0007	0007	0007	0	0007	0033	0000	0	0	000	110	110	00		01
577	0007	0007	0007	0	0007	0033	0001	0	0	000	110	110	00		01
578	0007	0007	0007	0	0007	0033	0002	0	0	000	110	110	00		01

SET 3

Test No.	A3-0	B3-0	D3-0	CN	I876	I5-0	Y3-0	P	G	F3	NO	NO	F0	Q30	R30
579	0007	0007	0007	0	0007	0033	0005	0	0	0	1	1	0		00
580	0007	0007	0007	0	0007	0033	0012	0	0	0	1	1	0		10
581	0007	0007	0007	0	0007	0033	0004	0	0	0	1	1	0		01
582	0007	0007	0007	0	0007	0033	0011	0	0	0	1	1	0		11
583	0007	0007	0007	0	0007	0033	0003	0	0	0	1	1	0		00
584	0007	0007	0007	0	0007	0033	0006	0	0	0	1	1	0		01
585	0007	0007	0007	0	0007	0033	0015	0	0	0	1	1	0		11
586	0007	0007	0007	0	0007	0033	0013	0	0	0	1	1	0		11
587	0007	0007	0007	0	0007	0033	0007	0	0	0	1	1	0		01
588	0007	0007	0007	0	0007	0033	0017	0	0	0	1	1	0		10
589	0010	0010	0000	0	0003	0037	0000	0	1	0	1	1	0		10
590	0010	0010	0010	0	0004	0034	0000	0	0	0	1	1	0		10
591	0010	0010	0010	0	0004	0034	0010	0	0	0	1	1	0		10
592	0010	0010	0010	0	0004	0034	0014	0	0	0	1	1	0		10
593	0010	0010	0010	0	0004	0034	0016	0	0	0	1	1	0		00
594	0010	0010	0010	0	0004	0034	0007	0	0	0	1	1	0		01
595	0010	0010	0010	0	0004	0034	0003	0	0	0	1	1	0		01
596	0010	0010	0010	0	0004	0034	0001	0	0	0	1	1	0		01
597	0010	0010	0010	0	0004	0034	0000	0	0	0	1	1	0		10
598	0010	0010	0010	0	0004	0034	0010	0	0	0	1	1	0		00
599	0010	0010	0010	0	0004	0034	0004	0	0	0	1	1	0		10
600	0010	0010	0010	0	0004	0034	0012	0	0	0	1	1	0		00
601	0010	0010	0010	0	0004	0034	0005	0	0	0	1	1	0		01
602	0010	0010	0010	0	0004	0034	0002	0	0	0	1	1	0		10
603	0010	0010	0010	0	0004	0034	0011	0	0	0	1	1	0		11
604	0010	0010	0010	0	0004	0034	0014	0	0	0	1	1	0		00
605	0010	0010	0010	0	0004	0034	0006	0	0	0	1	1	0		10
606	0010	0010	0010	0	0004	0034	0013	0	0	0	1	1	0		11
607	0010	0010	0010	0	0004	0034	0015	0	0	0	1	1	0		11
608	0010	0010	0010	0	0004	0034	0016	0	0	0	1	1	0		10
609	0010	0010	0010	0	0004	0034	0017	0	0	0	1	1	0		01
610	0010	0010	0000	0	0003	0037	0000	0	1	0	1	1	0		1
611	0010	0010	0010	0	0005	0033	0000	0	0	0	1	1	0		1
612	0010	0010	0010	0	0005	0033	0010	0	0	0	1	1	0		10

SET 3

Test No.	A3-0	B3-0	D3-0	CN	I876	I5-0	Y3-0	P	G	F3	CN4	OVR	F0	Q30	R30
613	0010	0010	0010	0	0005	0033	0014	0	0	1	1	1	0		10
614	0010	0010	0010	0	0005	0033	0016	0	0	1	1	1	0		00
615	0010	0010	0010	0	0005	0033	0007	0	0	1	1	1	0		01
616	0010	0010	0010	0	0005	0033	0003	0	0	1	1	1	0		01
617	0010	0010	0010	0	0005	0033	0001	0	0	1	1	1	0		01
618	0010	0010	0010	0	0005	0033	0000	0	0	1	1	1	0		10
619	0010	0010	0010	0	0005	0033	0010	0	0	1	1	1	0		00
620	0010	0010	0010	0	0005	0033	0004	0	0	1	1	1	0		10
621	0010	0010	0010	0	0005	0033	0012	0	0	1	1	1	0		00
622	0010	0010	0010	0	0005	0033	0005	0	0	1	1	1	0		01
623	0010	0010	0010	0	0005	0033	0002	0	0	1	1	1	0		10
624	0010	0010	0010	0	0005	0033	0011	0	0	1	1	1	0		11
625	0010	0010	0010	0	0005	0033	0014	0	0	1	1	1	0		00
626	0010	0010	0010	0	0005	0033	0006	0	0	1	1	1	0		10
627	0010	0010	0010	0	0005	0033	0013	0	0	1	1	1	0		11
628	0010	0010	0010	0	0005	0033	0015	0	0	1	1	1	0		11
629	0010	0010	0010	0	0005	0033	0016	0	0	1	1	1	0		10
630	0010	0010	0010	0	0005	0033	0017	0	1	1	1	0	1		01
631	0010	0010	0000	0	0003	0037	0000	0	1	1	1	0	1		01
632	0010	0010	0010	0	0006	0034	0000	0	0	1	1	1	0		01
633	0010	0010	0010	0	0006	0034	0001	0	0	1	1	1	0		01
634	0010	0010	0010	0	0006	0034	0003	0	0	1	1	1	0		01
635	0010	0010	0010	0	0006	0034	0007	0	0	1	1	1	0		00
636	0010	0010	0010	0	0006	0034	0016	0	0	1	1	1	0		10
637	0010	0010	0010	0	0006	0034	0014	0	0	1	1	1	0		10
638	0010	0010	0010	0	0006	0034	0010	0	0	1	1	1	0		10
639	0010	0010	0010	0	0006	0034	0000	0	0	1	1	1	0		01
640	0010	0010	0010	0	0006	0034	0001	0	0	1	1	1	0		00
641	0010	0010	0010	0	0006	0034	0002	0	0	1	1	1	0		01
642	0010	0010	0010	0	0006	0034	0005	0	0	1	1	1	0		00
643	0010	0010	0010	0	0006	0034	0012	0	0	1	1	1	0		10
644	0010	0010	0010	0	0006	0034	0004	0	0	1	1	1	0		01
645	0010	0010	0010	0	0006	0034	0011	0	0	1	1	1	0		11
646	0010	0010	0010	0	0006	0034	0003	0	0	1	1	1	0		00

SET 3

Test No.	A3-0	B3-0	D3-0	CN	I876	I5-0	Y3-0	P	G	F3	CN	OVR	F0	Q30	R30
647	0010	0010	0010	0	0006	0034	0006	0	0	0	1	1	0		01
648	0010	0010	0010	0	0006	0034	0015	0	0	1	1	1	0		11
649	0010	0010	0010	0	0006	0034	0013	0	0	1	1	1	0		11
650	0010	0010	0010	0	0006	0034	0007	0	0	1	1	1	0		01
651	0010	0010	0010	0	0006	0034	0017	0	0	1	1	1	0		10
652	0010	0010	0000	0	0003	0037	0000	0	1	1	1	1	0		01
653	0010	0010	0010	0	0007	0033	0000	0	1	1	1	1	0		01
654	0010	0010	0010	0	0007	0033	0001	0	1	1	1	1	0		01
655	0010	0010	0010	0	0007	0033	0003	0	1	1	1	1	0		01
656	0010	0010	0010	0	0007	0033	0007	0	1	1	1	1	0		00
657	0010	0010	0010	0	0007	0033	0016	0	1	1	1	1	0		10
658	0010	0010	0010	0	0007	0033	0014	0	1	1	1	1	0		10
659	0010	0010	0010	0	0007	0033	0010	0	1	1	1	1	0		10
660	0010	0010	0010	0	0007	0033	0000	0	1	1	1	1	0		01
661	0010	0010	0010	0	0007	0033	0001	0	1	1	1	1	0		00
662	0010	0010	0010	0	0007	0033	0002	0	1	1	1	1	0		01
663	0010	0010	0010	0	0007	0033	0005	0	1	1	1	1	0		00
664	0010	0010	0010	0	0007	0033	0012	0	1	1	1	1	0		10
665	0010	0010	0010	0	0007	0033	0004	0	1	1	1	1	0		01
666	0010	0010	0010	0	0007	0033	0011	0	1	1	1	1	0		11
667	0010	0010	0010	0	0007	0033	0003	0	1	1	1	1	0		00
668	0010	0010	0010	0	0007	0033	0006	0	1	1	1	1	0		01
669	0010	0010	0010	0	0007	0033	0015	0	1	1	1	1	0		11
670	0010	0010	0010	0	0007	0033	0013	0	1	1	1	1	0		11
671	0010	0010	0010	0	0007	0033	0007	0	1	1	1	1	0		01
672	0010	0010	0010	0	0007	0033	0017	0	1	1	1	1	0		10
673	0011	0011	0000	0	0003	0037	0000	0	1	1	1	1	0		10
674	0011	0011	0011	0	0004	0034	0000	0	1	1	1	1	0		10
675	0011	0011	0011	0	0004	0034	0010	0	1	1	1	1	0		10
676	0011	0011	0011	0	0004	0034	0014	0	1	1	1	1	0		10
677	0011	0011	0011	0	0004	0034	0016	0	1	1	1	1	0		00
678	0011	0011	0011	0	0004	0034	0007	0	1	1	1	1	0		01
679	0011	0011	0011	0	0004	0034	0003	0	1	1	1	1	0		01
680	0011	0011	0011	0	0004	0034	0001	0	1	1	1	1	0		01

SET 3

Test No.	A3-0	B3-0	D3-0	CN	I876	I5-0	Y3-0	P	G	F3	ZN	OVR	F0	Q30	R30
681	0011	0011	0011	0	0004	0034	0000	0	0	0	1	1	1		10
682	0011	0011	0011	0	0004	0034	0010	0	0	0	1	1	1		00
683	0011	0011	0011	0	0004	0034	0004	0	0	0	1	1	1		10
684	0011	0011	0011	0	0004	0034	0012	0	0	0	1	1	1		00
685	0011	0011	0011	0	0004	0034	0005	0	0	0	1	1	1		01
686	0011	0011	0011	0	0004	0034	0002	0	0	0	1	1	1		10
687	0011	0011	0011	0	0004	0034	0011	0	0	0	1	1	1		11
688	0011	0011	0011	0	0004	0034	0014	0	0	0	1	1	1		00
689	0011	0011	0011	0	0004	0034	0006	0	0	0	1	1	1		10
690	0011	0011	0011	0	0004	0034	0013	0	0	0	1	1	1		11
691	0011	0011	0011	0	0004	0034	0015	0	0	0	1	1	1		11
692	0011	0011	0011	0	0004	0034	0016	0	0	0	1	1	1		10
693	0011	0011	0011	0	0004	0034	0017	0	0	0	1	1	1		01
694	0011	0011	0000	0	0003	0037	0000	0	1	0	1	1	1		10
695	0011	0011	0011	0	0005	0033	0000	0	0	0	1	1	1		10
696	0011	0011	0011	0	0005	0033	0010	0	0	0	1	1	1		10
697	0011	0011	0011	0	0005	0033	0014	0	0	0	1	1	1		00
698	0011	0011	0011	0	0005	0033	0016	0	0	0	1	1	1		01
699	0011	0011	0011	0	0005	0033	0007	0	0	0	1	1	1		01
700	0011	0011	0011	0	0005	0033	0003	0	0	0	1	1	1		01
701	0011	0011	0011	0	0005	0033	0001	0	0	0	1	1	1		10
702	0011	0011	0011	0	0005	0033	0000	0	0	0	1	1	1		10
703	0011	0011	0011	0	0005	0033	0010	0	0	0	1	1	1		00
704	0011	0011	0011	0	0005	0033	0004	0	0	0	1	1	1		10
705	0011	0011	0011	0	0005	0033	0012	0	0	0	1	1	1		00
706	0011	0011	0011	0	0005	0033	0005	0	0	0	1	1	1		01
707	0011	0011	0011	0	0005	0033	0002	0	0	0	1	1	1		11
708	0011	0011	0011	0	0005	0033	0011	0	0	0	1	1	1		11
709	0011	0011	0011	0	0005	0033	0014	0	0	0	1	1	1		00
710	0011	0011	0011	0	0005	0033	0006	0	0	0	1	1	1		10
711	0011	0011	0011	0	0005	0033	0013	0	0	0	1	1	1		11
712	0011	0011	0011	0	0005	0033	0015	0	0	0	1	1	1		11
713	0011	0011	0011	0	0005	0033	0016	0	0	0	1	1	1		10
714	0011	0011	0011	0	0005	0033	0017	0	0	0	1	1	1		01

SET 3

Test No.	A3-0	B3-0	D3-0	CN	I876	I5-0	Y3-0	P	G	F3	CN4	OVH	F0	Q30	R30
715	0011	0011	0000	0	0003	0037	0000	0	0	0	1	1	1		01
716	0011	0011	0011	0	0006	0034	0000	0	0	0	1	1	0		01
717	0011	0011	0011	0	0006	0034	0001	0	0	0	1	1	0		01
718	0011	0011	0011	0	0006	0034	0003	0	0	0	1	1	0		00
719	0011	0011	0011	0	0006	0034	0007	0	0	0	1	1	0		10
720	0011	0011	0011	0	0006	0034	0016	0	0	1	1	1	0		10
721	0011	0011	0011	0	0006	0034	0014	0	0	1	1	1	0		10
722	0011	0011	0011	0	0006	0034	0010	0	0	1	1	1	0		01
723	0011	0011	0011	0	0006	0034	0000	0	0	0	1	1	0		00
724	0011	0011	0011	0	0006	0034	0001	0	0	0	1	1	0		01
725	0011	0011	0011	0	0006	0034	0002	0	0	0	1	1	0		00
726	0011	0011	0011	0	0006	0034	0005	0	0	0	1	1	0		01
727	0011	0011	0011	0	0006	0034	0012	0	0	1	1	1	0		00
728	0011	0011	0011	0	0006	0034	0004	0	0	1	1	1	0		10
729	0011	0011	0011	0	0006	0034	0011	0	0	1	1	1	0		01
730	0011	0011	0011	0	0006	0034	0003	0	0	1	1	1	0		11
731	0011	0011	0011	0	0006	0034	0006	0	0	0	1	1	0		00
732	0011	0011	0011	0	0006	0034	0006	0	0	0	1	1	0		01
733	0011	0011	0011	0	0006	0034	0015	0	0	1	1	1	0		11
734	0011	0011	0011	0	0006	0034	0013	0	0	1	1	1	0		11
735	0011	0011	0011	0	0006	0034	0007	0	1	0	1	0	0		01
736	0011	0011	0000	0	0003	0037	0017	0	0	0	1	0	0		10
737	0011	0011	0011	0	0007	0033	0000	0	0	0	1	1	0		01
738	0011	0011	0011	0	0007	0033	0001	0	0	0	1	1	0		01
739	0011	0011	0011	0	0007	0033	0003	0	0	0	1	1	0		01
740	0011	0011	0011	0	0007	0033	0007	0	0	0	1	1	0		00
741	0011	0011	0011	0	0007	0033	0016	0	0	0	1	1	0		10
742	0011	0011	0011	0	0007	0033	0014	0	0	0	1	1	0		10
743	0011	0011	0011	0	0007	0033	0010	0	0	0	1	1	0		10
744	0011	0011	0011	0	0007	0033	0000	0	0	0	1	1	0		01
745	0011	0011	0011	0	0007	0033	0001	0	0	0	1	1	0		00
746	0011	0011	0011	0	0007	0033	0002	0	0	0	1	1	0		01
747	0011	0011	0011	0	0007	0033	0005	0	0	0	1	1	0		00
748	0011	0011	0011	0	0007	0033	0012	0	0	0	1	1	0		10

SET 3

Test No.	A3-0	B3-0	D3-0	CN	I876	I5-0	Y3-0	P	G	F3	CN4	OVR	F0	Q30	R30
749	0011	0011	0011	0	0007	0033	0004	0	0	0	1	1	0		01
750	0011	0011	0011	0	0007	0033	0011	0	0	0	1	1	0		11
751	0011	0011	0011	0	0007	0033	0003	0	0	0	1	1	0		00
752	0011	0011	0011	0	0007	0033	0006	0	0	0	1	1	0		01
753	0011	0011	0011	0	0007	0033	0015	0	0	0	1	1	0		11
754	0011	0011	0011	0	0007	0033	0013	0	0	0	1	1	0		11
755	0011	0011	0011	0	0007	0033	0007	0	0	0	1	1	0		01
756	0011	0011	0011	0	0007	0033	0017	0	0	0	1	1	0		10
757	0012	0012	0000	0	0003	0037	0000	0	0	0	1	1	0		10
758	0012	0012	0012	0	0004	0034	0000	0	0	0	1	1	0		10
759	0012	0012	0012	0	0004	0034	0010	0	0	0	1	1	0		10
760	0012	0012	0012	0	0004	0034	0014	0	0	0	1	1	0		00
761	0012	0012	0012	0	0004	0034	0016	0	0	0	1	1	0		01
762	0012	0012	0012	0	0004	0034	0007	0	0	0	1	1	0		01
763	0012	0012	0012	0	0004	0034	0003	0	0	0	1	1	0		01
764	0012	0012	0012	0	0004	0034	0001	0	0	0	1	1	0		01
765	0012	0012	0012	0	0004	0034	0010	0	0	0	1	1	0		10
766	0012	0012	0012	0	0004	0034	0004	0	0	0	1	1	0		10
767	0012	0012	0012	0	0004	0034	0004	0	0	0	1	1	0		00
768	0012	0012	0012	0	0004	0034	0012	0	0	0	1	1	0		00
769	0012	0012	0012	0	0004	0034	0005	0	0	0	1	1	0		01
770	0012	0012	0012	0	0004	0034	0002	0	0	0	1	1	0		10
771	0012	0012	0012	0	0004	0034	0011	0	0	0	1	1	0		11
772	0012	0012	0012	0	0004	0034	0014	0	0	0	1	1	0		00
773	0012	0012	0012	0	0004	0034	0006	0	0	0	1	1	0		10
774	0012	0012	0012	0	0004	0034	0013	0	0	0	1	1	0		11
775	0012	0012	0012	0	0004	0034	0015	0	0	0	1	1	0		11
776	0012	0012	0012	0	0004	0034	0016	0	0	0	1	1	0		10
777	0012	0012	0012	0	0004	0034	0017	0	0	0	1	1	0		01
778	0012	0012	0000	0	0003	0037	0000	0	0	0	1	1	0		10
779	0012	0012	0012	0	0005	0033	0000	0	0	0	1	1	0		10
780	0012	0012	0012	0	0005	0033	0010	0	0	0	1	1	0		10
781	0012	0012	0012	0	0005	0033	0014	0	0	0	1	1	0		10
782	0012	0012	0012	0	0005	0033	0016	0	0	0	1	1	0		00

SET 3

Test No.	A3-0	B3-0	D3-0	CN	I876	I5-0	Y3-0	P	G	F3	CN	OVR	F0	Q30	R30
783	0012	0012	0012	0	005	003	007	0	0	0	1	1	0		01
784	0012	0012	0012	0	005	003	003	0	0	0	1	1	0		01
785	0012	0012	0012	0	005	003	001	0	0	0	1	1	0		01
786	0012	0012	0012	0	005	003	000	0	0	0	1	1	0		10
787	0012	0012	0012	0	005	003	0010	0	0	0	1	1	0		00
788	0012	0012	0012	0	005	003	004	0	0	0	1	1	0		10
789	0012	0012	0012	0	005	003	0012	0	0	0	1	1	0		00
790	0012	0012	0012	0	005	003	005	0	0	0	1	1	0		01
791	0012	0012	0012	0	005	003	002	0	0	0	1	1	0		10
792	0012	0012	0012	0	005	003	0011	0	0	0	1	1	0		11
793	0012	0012	0012	0	005	003	0014	0	0	0	1	1	0		00
794	0012	0012	0012	0	005	003	006	0	0	0	1	1	0		10
795	0012	0012	0012	0	005	003	0013	0	0	0	1	1	0		11
796	0012	0012	0012	0	005	003	0015	0	0	0	1	1	0		11
797	0012	0012	0012	0	005	003	0016	0	0	0	1	1	0		10
798	0012	0012	0012	0	005	003	0017	0	0	0	1	1	0		01
799	0012	0012	0000	0	003	0037	0000	0	1	0	1	0	1		01
800	0012	0012	0012	0	006	0034	0000	0	0	0	1	1	0		01
801	0012	0012	0012	0	006	0034	0001	0	0	0	1	1	0		01
802	0012	0012	0012	0	006	0034	0003	0	0	0	1	1	0		01
803	0012	0012	0012	0	006	0034	0007	0	0	0	1	1	0		00
804	0012	0012	0012	0	006	0034	0016	0	0	0	1	1	0		10
805	0012	0012	0012	0	006	0034	0014	0	0	0	1	1	0		10
806	0012	0012	0012	0	006	0034	0010	0	0	0	1	1	0		10
807	0012	0012	0012	0	006	0034	0000	0	0	0	1	1	0		01
808	0012	0012	0012	0	006	0034	0001	0	0	0	1	1	0		00
809	0012	0012	0012	0	006	0034	0002	0	0	0	1	1	0		01
810	0012	0012	0012	0	006	0034	0005	0	0	0	1	1	0		00
811	0012	0012	0012	0	006	0034	0012	0	0	0	1	1	0		10
812	0012	0012	0012	0	006	0034	0004	0	0	0	1	1	0		01
813	0012	0012	0012	0	006	0034	0011	0	0	0	1	1	0		11
814	0012	0012	0012	0	006	0034	0003	0	0	0	1	1	0		11
815	0012	0012	0012	0	006	0034	0006	0	0	0	1	1	0		01
816	0012	0012	0012	0	006	0034	0015	0	0	0	1	1	0		11

SET 3

Test No.	A3-0	B3-0	D3-0	CN	I876	I5-0	Y3-0	P	G	F3	CN2	QVR	F0	Q30	R30
817	0012	0012	0012	0	0006	0034	0013	0	0	1	1	1	0		11
818	0012	0012	0012	0	0006	0034	0007	0	0		1	1	0		01
819	0012	0012	0012	0	0006	0034	0017	0	1		0	1	0		10
820	0012	0012	0000	0	0003	0037	0000	0	0		1	1	0		01
821	0012	0012	0012	0	0007	0033	0000	0	0		1	1	0		01
822	0012	0012	0012	0	0007	0033	0001	0	0		1	1	0		01
823	0012	0012	0012	0	0007	0033	0003	0	0		1	1	0		01
824	0012	0012	0012	0	0007	0033	0007	0	0		1	1	0		00
825	0012	0012	0012	0	0007	0033	0016	0	0		1	1	0		10
826	0012	0012	0012	0	0007	0033	0014	0	0		1	1	0		10
827	0012	0012	0012	0	0007	0033	0010	0	0		1	1	0		10
828	0012	0012	0012	0	0007	0033	0000	0	0		1	1	0		01
829	0012	0012	0012	0	0007	0033	0001	0	0		1	1	0		00
830	0012	0012	0012	0	0007	0033	0002	0	0		1	1	0		01
831	0012	0012	0012	0	0007	0033	0005	0	0		1	1	0		00
832	0012	0012	0012	0	0007	0033	0012	0	0		1	1	0		10
833	0012	0012	0012	0	0007	0033	0004	0	0		1	1	0		01
834	0012	0012	0012	0	0007	0033	0011	0	0		1	1	0		11
835	0012	0012	0012	0	0007	0033	0003	0	0		1	1	0		00
836	0012	0012	0012	0	0007	0033	0006	0	0		1	1	0		01
837	0012	0012	0012	0	0007	0033	0015	0	0		1	1	0		11
838	0012	0012	0012	0	0007	0033	0013	0	0		1	1	0		11
839	0012	0012	0012	0	0007	0033	0007	0	0		1	1	0		01
840	0012	0012	0012	0	0007	0033	0017	0	1		0	1	0		10
841	0013	0013	0000	0	0003	0037	0000	0	0		1	1	0		10
842	0013	0013	0013	0	0004	0034	0000	0	0		1	1	0		10
843	0013	0013	0013	0	0004	0034	0010	0	0		1	1	0		10
844	0013	0013	0013	0	0004	0034	0014	0	0		1	1	0		10
845	0013	0013	0013	0	0004	0034	0016	0	0		1	1	0		00
846	0013	0013	0013	0	0004	0034	0007	0	0		1	1	0		01
847	0013	0013	0013	0	0004	0034	0003	0	0		1	1	0		01
848	0013	0013	0013	0	0004	0034	0001	0	0		1	1	0		01
849	0013	0013	0013	0	0004	0034	0000	0	0		1	1	0		10
850	0013	0013	0013	0	0004	0034	0010	0	0		1	1	0		00

SET 3

Test No.	A3-0	B3-0	D3-0	CN	I876	I5-0	Y3-0	P	G	F3	CN2	OVR	F0	Q30	R30
851	0013	0013	0013	0	0004	0034	0004	0	0	0	1	1	0		10
852	0013	0013	0013	0	0004	0034	0012	0	0	0	1	1	0		00
853	0013	0013	0013	0	0004	0034	0005	0	0	0	1	1	0		01
854	0013	0013	0013	0	0004	0034	0002	0	0	0	1	1	0		10
855	0013	0013	0013	0	0004	0034	0011	0	0	0	1	1	0		11
856	0013	0013	0013	0	0004	0034	0014	0	0	0	1	1	0		00
857	0013	0013	0013	0	0004	0034	0006	0	0	0	1	1	0		10
858	0013	0013	0013	0	0004	0034	0013	0	0	0	1	1	0		11
859	0013	0013	0013	0	0004	0034	0015	0	0	0	1	1	0		11
860	0013	0013	0013	0	0004	0034	0016	0	0	0	1	1	0		10
861	0013	0013	0013	0	0004	0034	0017	0	0	0	1	1	0		01
862	0013	0013	0000	0	0003	0037	0000	0	1	0	0	0	1		
863	0013	0013	0013	0	0005	0033	0000	0	0	0	1	1	0		10
864	0013	0013	0013	0	0005	0033	0010	0	0	0	1	1	0		10
865	0013	0013	0013	0	0005	0033	0014	0	0	0	1	1	0		10
866	0013	0013	0013	0	0005	0033	0016	0	0	0	1	1	0		00
867	0013	0013	0013	0	0005	0033	0007	0	0	0	1	1	0		01
868	0013	0013	0013	0	0005	0033	0003	0	0	0	1	1	0		01
869	0013	0013	0013	0	0005	0033	0001	0	0	0	1	1	0		01
870	0013	0013	0013	0	0005	0033	0000	0	0	0	1	1	0		10
871	0013	0013	0013	0	0005	0033	0010	0	0	0	1	1	0		00
872	0013	0013	0013	0	0005	0033	0004	0	0	0	1	1	0		10
873	0013	0013	0013	0	0005	0033	0012	0	0	0	1	1	0		00
874	0013	0013	0013	0	0005	0033	0005	0	0	0	1	1	0		01
875	0013	0013	0013	0	0005	0033	0002	0	0	0	1	1	0		10
876	0013	0013	0013	0	0005	0033	0011	0	0	0	1	1	0		11
877	0013	0013	0013	0	0005	0033	0014	0	0	0	1	1	0		00
878	0013	0013	0013	0	0005	0033	0006	0	0	0	1	1	0		10
879	0013	0013	0013	0	0005	0033	0013	0	0	0	1	1	0		11
880	0013	0013	0013	0	0005	0033	0015	0	0	0	1	1	0		11
881	0013	0013	0013	0	0005	0033	0016	0	0	0	1	1	0		10
882	0013	0013	0013	0	0005	0033	0017	0	0	0	1	1	0		01
883	0013	0013	0000	0	0003	0037	0000	0	1	0	0	0	1		
884	0013	0013	0013	0	0006	0034	0000	0	0	0	1	1	0		01

SET 3

Test No.	A3-0	53-0	D3-0	CN	I876	I5-0	Y3-0	P	G	F3	INC	OVR	F0	Q30	R30
885	0013	0013	0013	0	0006	0034	0001	0	0	0	1	1	0		01
886	0013	0013	0013	0	0006	0034	0003	0	0	0	1	1	0		01
887	0013	0013	0013	0	0006	0034	0007	0	0	0	1	1	0		00
888	0013	0013	0013	0	0006	0034	0006	0	0	0	1	1	0		10
889	0013	0013	0013	0	0006	0034	0004	0	0	0	1	1	0		10
890	0013	0013	0013	0	0006	0034	0000	0	0	0	1	1	0		10
891	0013	0013	0013	0	0006	0034	0000	0	0	0	1	1	0		01
892	0013	0013	0013	0	0006	0034	0001	0	0	0	1	1	0		00
893	0013	0013	0013	0	0006	0034	0002	0	0	0	1	1	0		01
894	0013	0013	0013	0	0006	0034	0005	0	0	0	1	1	0		00
895	0013	0013	0013	0	0006	0034	0002	0	0	0	1	1	0		10
896	0013	0013	0013	0	0006	0034	0004	0	0	0	1	1	0		01
897	0013	0013	0013	0	0006	0034	0001	0	0	0	1	1	0		11
898	0013	0013	0013	0	0006	0034	0003	0	0	0	1	1	0		00
899	0013	0013	0013	0	0006	0034	0006	0	0	0	1	1	0		01
900	0013	0013	0013	0	0006	0034	0005	0	0	0	1	1	0		11
901	0013	0013	0013	0	0006	0034	0003	0	0	0	1	1	0		11
902	0013	0013	0013	0	0006	0034	0007	0	0	0	1	1	0		01
903	0013	0013	0013	0	0006	0034	0007	0	0	0	1	1	0		10
904	0013	0013	0000	0	0003	0037	0000	0	1	0	0	0	1		10
905	0013	0013	0013	0	0007	0033	0000	0	0	0	0	1	1		01
906	0013	0013	0013	0	0007	0033	0001	0	0	0	0	1	1		01
907	0013	0013	0013	0	0007	0033	0003	0	0	0	0	1	1		01
908	0013	0013	0013	0	0007	0033	0007	0	0	0	0	1	1		00
909	0013	0013	0013	0	0007	0033	0006	0	0	0	0	1	1		10
910	0013	0013	0013	0	0007	0033	0004	0	0	0	0	1	1		10
911	0013	0013	0013	0	0007	0033	0000	0	0	0	0	1	1		10
912	0013	0013	0013	0	0007	0033	0000	0	0	0	0	1	1		01
913	0013	0013	0013	0	0007	0033	0001	0	0	0	0	1	1		00
914	0013	0013	0013	0	0007	0033	0002	0	0	0	0	1	1		01
915	0013	0013	0013	0	0007	0033	0005	0	0	0	0	1	1		00
916	0013	0013	0013	0	0007	0033	0012	0	0	0	0	1	1		10
917	0013	0013	0013	0	0007	0033	0004	0	0	0	0	1	1		01
918	0013	0013	0013	0	0007	0033	0001	0	0	0	0	1	1		11

SET 3

Test No.	A3-0	E3-0	D3-0	CN	I876	I5-0	Y3-0	P	G	F3	CN4	OVR	F0	Q30	R30
919	0013	0013	0013	0	0007	0033	0003	0	0	00	11	11	000000		00
920	0013	0013	0013	0	0007	0033	0006	0	0	01	11	11	000000		01
921	0013	0013	0013	0	0007	0033	0015	0	0	11	11	11	000000		11
922	0013	0013	0013	0	0007	0033	0013	0	0	11	11	11	000000		11
923	0013	0013	0013	0	0007	0033	0007	0	0	10	11	11	000000		01
924	0013	0013	0013	0	0007	0033	0017	0	0	10	11	11	000000		10
925	0014	0014	0000	0	0007	0037	0000	0	0	10	11	11	000000		10
926	0014	0014	0014	0	0007	0034	0000	0	0	11	11	11	000000		10
927	0014	0014	0014	0	0007	0034	0010	0	0	11	11	11	000000		10
928	0014	0014	0014	0	0007	0034	0014	0	0	11	11	11	000000		10
929	0014	0014	0014	0	0007	0034	0016	0	0	10	11	11	000000		00
930	0014	0014	0014	0	0007	0034	0007	0	0	00	11	11	000000		01
931	0014	0014	0014	0	0007	0034	0003	0	0	00	11	11	000000		01
932	0014	0014	0014	0	0007	0034	0001	0	0	00	11	11	000000		01
933	0014	0014	0014	0	0007	0034	0000	0	0	00	11	11	000000		10
934	0014	0014	0014	0	0007	0034	0010	0	0	10	11	11	000000		00
935	0014	0014	0014	0	0007	0034	0004	0	0	10	11	11	000000		10
936	0014	0014	0014	0	0007	0034	0012	0	0	10	11	11	000000		00
937	0014	0014	0014	0	0007	0034	0005	0	0	10	11	11	000000		01
938	0014	0014	0014	0	0007	0034	0002	0	0	10	11	11	000000		10
939	0014	0014	0014	0	0007	0034	0011	0	0	11	11	11	000000		11
940	0014	0014	0014	0	0007	0034	0014	0	0	11	11	11	000000		00
941	0014	0014	0014	0	0007	0034	0006	0	0	11	11	11	000000		10
942	0014	0014	0014	0	0007	0034	0013	0	0	11	11	11	000000		11
943	0014	0014	0014	0	0007	0034	0015	0	0	11	11	11	000000		11
944	0014	0014	0014	0	0007	0034	0016	0	0	11	11	11	000000		10
945	0014	0014	0014	0	0007	0034	0017	0	0	11	11	11	000000		01
946	0014	0014	0000	0	0003	0037	0000	0	0	10	11	11	000000		10
947	0014	0014	0014	0	0005	0033	0000	0	0	10	11	11	000000		10
948	0014	0014	0014	0	0005	0033	0010	0	0	10	11	11	000000		10
949	0014	0014	0014	0	0005	0033	0014	0	0	10	11	11	000000		10
950	0014	0014	0014	0	0005	0033	0016	0	0	10	11	11	000000		00
951	0014	0014	0014	0	0005	0033	0007	0	0	10	11	11	000000		00
952	0014	0014	0014	0	0005	0033	0003	0	0	10	11	11	000000		01

SET 3

Test No.	A3-0	B3-0	D3-0	CN	I876	I5-0	Y3-0	P	G	F3	CN4	OVR	F0	Q30	R30
953	0014	0014	0014	0	0005	0033	0001	0	0	0	1	1	0		01
954	0014	0014	0014	0	0005	0033	0000	0	0	0	1	1	0		10
955	0014	0014	0014	0	0005	0033	0010	0	0	0	1	1	0		00
956	0014	0014	0014	0	0005	0033	0004	0	0	0	1	1	0		10
957	0014	0014	0014	0	0005	0033	0012	0	0	0	1	1	0		00
958	0014	0014	0014	0	0005	0033	0005	0	0	0	1	1	0		01
959	0014	0014	0014	0	0005	0033	0002	0	0	0	1	1	0		10
960	0014	0014	0014	0	0005	0033	0011	0	0	0	1	1	0		11
961	0014	0014	0014	0	0005	0033	0014	0	0	0	1	1	0		00
962	0014	0014	0014	0	0005	0033	0006	0	0	0	1	1	0		10
963	0014	0014	0014	0	0005	0033	0013	0	0	0	1	1	0		11
964	0014	0014	0014	0	0005	0033	0015	0	0	0	1	1	0		11
965	0014	0014	0014	0	0005	0033	0016	0	0	0	1	1	0		10
966	0014	0014	0014	0	0005	0033	0017	0	0	0	1	1	0		01
967	0014	0014	0000	0	0003	0037	0000	0	1	0	1	1	0		01
968	0014	0014	0014	0	0006	0034	0000	0	0	0	1	1	0		01
969	0014	0014	0014	0	0006	0034	0001	0	0	0	1	1	0		01
970	0014	0014	0014	0	0006	0034	0003	0	0	0	1	1	0		01
971	0014	0014	0014	0	0006	0034	0007	0	0	0	1	1	0		00
972	0014	0014	0014	0	0006	0034	0016	0	0	0	1	1	0		10
973	0014	0014	0014	0	0006	0034	0014	0	0	0	1	1	0		10
974	0014	0014	0014	0	0006	0034	0010	0	0	0	1	1	0		10
975	0014	0014	0014	0	0006	0034	0000	0	0	0	1	1	0		01
976	0014	0014	0014	0	0006	0034	0001	0	0	0	1	1	0		00
977	0014	0014	0014	0	0006	0034	0002	0	0	0	1	1	0		01
978	0014	0014	0014	0	0006	0034	0005	0	0	0	1	1	0		00
979	0014	0014	0014	0	0006	0034	0012	0	0	0	1	1	0		10
980	0014	0014	0014	0	0006	0034	0004	0	0	0	1	1	0		01
981	0014	0014	0014	0	0006	0034	0011	0	0	0	1	1	0		11
982	0014	0014	0014	0	0006	0034	0003	0	0	0	1	1	0		00
983	0014	0014	0014	0	0006	0034	0006	0	0	0	1	1	0		01
984	0014	0014	0014	0	0006	0034	0015	0	0	0	1	1	0		11
985	0014	0014	0014	0	0006	0034	0013	0	0	0	1	1	0		11
986	0014	0014	0014	0	0006	0034	0007	0	0	0	1	1	0		01

SET 3

Test No.	A3-0	B3-0	D3-0	C11	I876	I5-0	Y3-0	P	G	F3	4N3	HA0	F0	C30	R30
987	0014	0014	0014	0	0006	0034	0017	0	1	1	0	0	0		10
988	0014	0014	0000	0	0003	0037	0000	0	1	1	0	0	1		01
989	0014	0014	0014	0	0007	0033	0000	0	1	1	0	0	0		01
990	0014	0014	0014	0	0007	0033	0001	0	1	1	0	0	0		01
991	0014	0014	0014	0	0007	0033	0003	0	1	1	0	0	0		00
992	0014	0014	0014	0	0007	0033	0007	0	1	1	0	0	0		10
993	0014	0014	0014	0	0007	0033	0016	0	1	1	0	0	0		10
994	0014	0014	0014	0	0007	0033	0014	0	1	1	0	0	0		10
995	0014	0014	0014	0	0007	0033	0010	0	1	1	0	0	0		10
996	0014	0014	0014	0	0007	0033	0000	0	1	1	0	0	0		01
997	0014	0014	0014	0	0007	0033	0001	0	1	1	0	0	0		00
998	0014	0014	0014	0	0007	0033	0002	0	1	1	0	0	0		01
999	0014	0014	0014	0	0007	0033	0005	0	1	1	0	0	0		00
1000	0014	0014	0014	0	0007	0033	0012	0	1	1	0	0	0		10
1001	0014	0014	0014	0	0007	0033	0004	0	1	1	0	0	0		01
1002	0014	0014	0014	0	0007	0033	0011	0	1	1	0	0	0		11
1003	0014	0014	0014	0	0007	0033	0003	0	1	1	0	0	0		00
1004	0014	0014	0014	0	0007	0033	0006	0	1	1	0	0	0		01
1005	0014	0014	0014	0	0007	0033	0015	0	1	1	0	0	0		11
1006	0014	0014	0014	0	0007	0033	0013	0	1	1	0	0	0		11
1007	0014	0014	0014	0	0007	0033	0007	0	1	1	0	0	0		01
1008	0014	0014	0014	0	0007	0033	0017	0	1	1	0	0	0		10
1009	0015	0015	0000	0	0003	0037	0000	0	1	1	0	0	0		10
1010	0015	0015	0015	0	0004	0034	0000	0	1	1	0	0	0		10
1011	0015	0015	0015	0	0004	0034	0010	0	1	1	0	0	0		10
1012	0015	0015	0015	0	0004	0034	0014	0	1	1	0	0	0		10
1013	0015	0015	0015	0	0004	0034	0016	0	1	1	0	0	0		00
1014	0015	0015	0015	0	0004	0034	0007	0	1	1	0	0	0		01
1015	0015	0015	0015	0	0004	0034	0003	0	1	1	0	0	0		01
1016	0015	0015	0015	0	0004	0034	0001	0	1	1	0	0	0		01
1017	0015	0015	0015	0	0004	0034	0000	0	1	1	0	0	0		10
1018	0015	0015	0015	0	0004	0034	0010	0	1	1	0	0	0		00
1019	0015	0015	0015	0	0004	0034	0004	0	1	1	0	0	0		10
1020	0015	0015	0015	0	0004	0034	0012	0	1	1	0	0	0		00

SET 3

Test No.	A3-0	53-0	D3-0	CN	I876	I5-0	Y3-0	P	G	F3	CN4	OVR	F0	Q30	R30
1021	0015	0015	0015	0	0004	0034	0005	0	0	0	1	1	0		01
1022	0015	0015	0015	0	0004	0034	0002	0	0	0	1	1	0		10
1023	0015	0015	0015	0	0004	0034	0011	0	0	1	1	1	0		11
1024	0015	0015	0015	0	0004	0034	0014	0	0	1	1	1	0		00
1025	0015	0015	0015	0	0004	0034	0006	0	0	1	1	1	0		10
1026	0015	0015	0015	0	0004	0034	0013	0	0	1	1	1	0		11
1027	0015	0015	0015	0	0004	0034	0015	0	0	1	1	1	0		11
1028	0015	0015	0015	0	0004	0034	0016	0	0	1	1	1	0		10
1029	0015	0015	0015	0	0004	0034	0017	0	0	1	1	1	0		01
1030	0015	0015	0000	0	0003	0037	0000	0	1	0	0	0	1		10
1031	0015	0015	0015	0	0005	0033	0000	0	0	0	0	0	1		10
1032	0015	0015	0015	0	0005	0033	0010	0	0	0	0	0	1		10
1033	0015	0015	0015	0	0005	0033	0014	0	0	0	0	0	1		00
1034	0015	0015	0015	0	0005	0033	0016	0	0	0	0	0	1		01
1035	0015	0015	0015	0	0005	0033	0007	0	0	0	0	0	1		01
1036	0015	0015	0015	0	0005	0033	0003	0	0	0	0	0	1		01
1037	0015	0015	0015	0	0005	0033	0001	0	0	0	0	0	1		10
1038	0015	0015	0015	0	0005	0033	0000	0	0	0	0	0	1		00
1039	0015	0015	0015	0	0005	0033	0010	0	0	0	0	0	1		10
1040	0015	0015	0015	0	0005	0033	0004	0	0	0	0	0	1		00
1041	0015	0015	0015	0	0005	0033	0012	0	0	0	0	0	1		01
1042	0015	0015	0015	0	0005	0033	0005	0	0	0	0	0	1		10
1043	0015	0015	0015	0	0005	0033	0002	0	0	0	0	0	1		11
1044	0015	0015	0015	0	0005	0033	0011	0	0	0	0	0	1		00
1045	0015	0015	0015	0	0005	0033	0014	0	0	0	0	0	1		10
1046	0015	0015	0015	0	0005	0033	0006	0	0	0	0	0	1		11
1047	0015	0015	0015	0	0005	0033	0013	0	0	0	0	0	1		11
1048	0015	0015	0015	0	0005	0033	0015	0	0	0	0	0	1		10
1049	0015	0015	0015	0	0005	0033	0016	0	0	0	0	0	1		01
1050	0015	0015	0015	0	0005	0033	0017	0	0	0	0	0	1		01
1051	0015	0015	0000	0	0003	0037	0000	0	1	0	0	0	1		01
1052	0015	0015	0015	0	0006	0034	0000	0	0	0	0	0	1		01
1053	0015	0015	0015	0	0006	0034	0001	0	0	0	0	0	1		01
1054	0015	0015	0015	0	0006	0034	0003	0	0	0	0	0	1		01

SET 3

Test No.	A3-0	B3-0	D3-0	CN	I876	I5-0	Y3-0	P	G	F3	CN	NR	F0	Q30	R30
1055	0015	0015	0015	0	0006	0034	0007	0	0	0	1	1	0		00
1056	0015	0015	0015	0	0006	0034	0016	0	0	1	1	1	0		10
1057	0015	0015	0015	0	0006	0034	0014	0	0	1	1	1	0		10
1058	0015	0015	0015	0	0006	0034	0010	0	0	1	1	1	0		10
1059	0015	0015	0015	0	0006	0034	0000	0	0	1	1	1	0		01
1060	0015	0015	0015	0	0006	0034	0001	0	0	1	1	1	0		00
1061	0015	0015	0015	0	0006	0034	0002	0	0	1	1	1	0		01
1062	0015	0015	0015	0	0006	0034	0005	0	0	1	1	1	0		00
1063	0015	0015	0015	0	0006	0034	0012	0	0	1	1	1	0		10
1064	0015	0015	0015	0	0006	0034	0004	0	0	1	1	1	0		01
1065	0015	0015	0015	0	0006	0034	0011	0	0	1	1	1	0		11
1066	0015	0015	0015	0	0006	0034	0003	0	0	1	1	1	0		00
1067	0015	0015	0015	0	0006	0034	0006	0	0	1	1	1	0		01
1068	0015	0015	0015	0	0006	0034	0015	0	0	1	1	1	0		11
1069	0015	0015	0015	0	0006	0034	0013	0	0	1	1	1	0		11
1070	0015	0015	0015	0	0006	0034	0007	0	0	1	1	1	0		01
1071	0015	0015	0015	0	0006	0034	0017	0	1	1	1	1	0		10
1072	0015	0015	0000	0	0003	0037	0000	0	0	1	1	1	0		01
1073	0015	0015	0015	0	0007	0033	0000	0	0	1	1	1	0		01
1074	0015	0015	0015	0	0007	0033	0001	0	0	1	1	1	0		01
1075	0015	0015	0015	0	0007	0033	0003	0	0	1	1	1	0		00
1076	0015	0015	0015	0	0007	0033	0007	0	0	1	1	1	0		10
1077	0015	0015	0015	0	0007	0033	0016	0	0	1	1	1	0		10
1078	0015	0015	0015	0	0007	0033	0014	0	0	1	1	1	0		10
1079	0015	0015	0015	0	0007	0033	0010	0	0	1	1	1	0		10
1080	0015	0015	0015	0	0007	0033	0000	0	0	1	1	1	0		01
1081	0015	0015	0015	0	0007	0033	0001	0	0	1	1	1	0		00
1082	0015	0015	0015	0	0007	0033	0002	0	0	1	1	1	0		01
1083	0015	0015	0015	0	0007	0033	0005	0	0	1	1	1	0		00
1084	0015	0015	0015	0	0007	0033	0012	0	0	1	1	1	0		10
1085	0015	0015	0015	0	0007	0033	0004	0	0	1	1	1	0		01
1086	0015	0015	0015	0	0007	0033	0011	0	0	1	1	1	0		11
1087	0015	0015	0015	0	0007	0033	0003	0	0	1	1	1	0		00
1088	0015	0015	0015	0	0007	0033	0006	0	0	1	1	1	0		01

SET 3

Test No.	A3-0	B3-0	D3-0	C11	I876	I5-0	Y3-0	P	G	F3	CN4	OVR	F0	Q30	R30
1089	0015	0015	0015	0	0007	0033	0015	0	0	1	1	1	0		11
1090	0015	0015	0015	0	0007	0033	0013	0	0	1	1	1	0		11
1091	0015	0015	0015	0	0007	0033	0007	0	0	1	1	1	0		01
1092	0015	0015	0015	0	0007	0033	0017	0	0	1	1	1	0		10
1093	0016	0016	0000	0	0003	0037	0000	0	0	1	1	1	0		10
1094	0016	0016	0016	0	0004	0034	0000	0	0	1	1	1	0		10
1095	0016	0016	0016	0	0004	0034	0010	0	0	1	1	1	0		10
1096	0016	0016	0016	0	0004	0034	0014	0	0	1	1	1	0		10
1097	0016	0016	0016	0	0004	0034	0016	0	0	1	1	1	0		00
1098	0016	0016	0016	0	0004	0034	0007	0	0	1	1	1	0		01
1099	0016	0016	0016	0	0004	0034	0003	0	0	1	1	1	0		01
1100	0016	0016	0016	0	0004	0034	0001	0	0	1	1	1	0		01
1101	0016	0016	0016	0	0004	0034	0000	0	0	1	1	1	0		10
1102	0016	0016	0016	0	0004	0034	0010	0	0	1	1	1	0		10
1103	0016	0016	0016	0	0004	0034	0004	0	0	1	1	1	0		10
1104	0016	0016	0016	0	0004	0034	0012	0	0	1	1	1	0		00
1105	0016	0016	0016	0	0004	0034	0005	0	0	1	1	1	0		01
1106	0016	0016	0016	0	0004	0034	0002	0	0	1	1	1	0		10
1107	0016	0016	0016	0	0004	0034	0011	0	0	1	1	1	0		11
1108	0016	0016	0016	0	0004	0034	0014	0	0	1	1	1	0		00
1109	0016	0016	0016	0	0004	0034	0006	0	0	1	1	1	0		10
1110	0016	0016	0016	0	0004	0034	0013	0	0	1	1	1	0		11
1111	0016	0016	0016	0	0004	0034	0015	0	0	1	1	1	0		11
1112	0016	0016	0016	0	0004	0034	0016	0	0	1	1	1	0		10
1113	0016	0016	0016	0	0004	0034	0017	0	0	1	1	1	0		01
1114	0016	0016	0000	0	0003	0037	0000	0	0	1	1	1	0		10
1115	0016	0016	0016	0	0005	0033	0000	0	0	1	1	1	0		10
1116	0016	0016	0016	0	0005	0033	0010	0	0	1	1	1	0		10
1117	0016	0016	0016	0	0005	0033	0014	0	0	1	1	1	0		10
1118	0016	0016	0016	0	0005	0033	0016	0	0	1	1	1	0		00
1119	0016	0016	0016	0	0005	0033	0007	0	0	1	1	1	0		01
1120	0016	0016	0016	0	0005	0033	0003	0	0	1	1	1	0		01
1121	0016	0016	0016	0	0005	0033	0001	0	0	1	1	1	0		01
1122	0016	0016	0016	0	0005	0033	0000	0	0	1	1	1	0		10

SET 3

Test No.	A3-0	B3-0	D3-0	CN	I876	I5-0	Y3-0	P	G	F3	CN2	OVH	F0	Q30	R30
1123	0016	0016	0016	0	0005	0033	0010	0	0	10	1	1	0		00
1124	0016	0016	0016	0	0005	0033	0004	0	0	00	1	1	0		10
1125	0016	0016	0016	0	0005	0033	0012	0	0	00	1	1	0		00
1126	0016	0016	0016	0	0005	0033	0005	0	0	00	1	1	0		01
1127	0016	0016	0016	0	0005	0033	0002	0	0	00	1	1	0		10
1128	0016	0016	0016	0	0005	0033	0011	0	0	00	1	1	0		11
1129	0016	0016	0016	0	0005	0033	0014	0	0	00	1	1	0		00
1130	0016	0016	0016	0	0005	0033	0006	0	0	00	1	1	0		10
1131	0016	0016	0016	0	0005	0033	0013	0	0	00	1	1	0		11
1132	0016	0016	0016	0	0005	0033	0015	0	0	00	1	1	0		11
1133	0016	0016	0016	0	0005	0033	0016	0	0	00	1	1	0		10
1134	0016	0016	0016	0	0005	0033	0017	0	0	00	1	1	0		01
1135	0016	0016	0000	0	0003	0037	0000	0	0	01	1	1	0		01
1136	0016	0016	0016	0	0006	0034	0000	0	0	00	1	1	0		01
1137	0016	0016	0016	0	0006	0034	0001	0	0	00	1	1	0		01
1138	0016	0016	0016	0	0006	0034	0003	0	0	00	1	1	0		00
1139	0016	0016	0016	0	0006	0034	0007	0	0	00	1	1	0		10
1140	0016	0016	0016	0	0006	0034	0016	0	0	00	1	1	0		10
1141	0016	0016	0016	0	0006	0034	0014	0	0	00	1	1	0		10
1142	0016	0016	0016	0	0006	0034	0010	0	0	00	1	1	0		01
1143	0016	0016	0016	0	0006	0034	0000	0	0	00	1	1	0		00
1144	0016	0016	0016	0	0006	0034	0001	0	0	00	1	1	0		01
1145	0016	0016	0016	0	0006	0034	0002	0	0	00	1	1	0		00
1146	0016	0016	0016	0	0006	0034	0005	0	0	00	1	1	0		10
1147	0016	0016	0016	0	0006	0034	0012	0	0	00	1	1	0		01
1148	0016	0016	0016	0	0006	0034	0004	0	0	00	1	1	0		11
1149	0016	0016	0016	0	0006	0034	0011	0	0	00	1	1	0		00
1150	0016	0016	0016	0	0006	0034	0003	0	0	00	1	1	0		01
1151	0016	0016	0016	0	0006	0034	0006	0	0	00	1	1	0		01
1152	0016	0016	0016	0	0006	0034	0015	0	0	00	1	1	0		11
1153	0016	0016	0016	0	0006	0034	0013	0	0	00	1	1	0		11
1154	0016	0016	0016	0	0006	0034	0007	0	0	00	1	1	0		01
1155	0016	0016	0016	0	0006	0034	0017	0	0	00	1	1	0		10
1156	0016	0016	0000	0	0003	0037	0000	0	0	00	1	1	0		10

SET 3

Test No.	A3-0	B3-0	D3-0	CN	I876	I5-0	Y3-0	P	G	F3	CN4	OVR	F0	Q30	R30
1157	0016	0016	0016	0	0007	0033	0000	0	0	0	1	1	1		01
1158	0016	0016	0016	0	0007	0033	0001	0	0	0	1	1	1		01
1159	0016	0016	0016	0	0007	0033	0003	0	0	0	1	1	1		01
1160	0016	0016	0016	0	0007	0033	0007	0	0	0	1	1	1		00
1161	0016	0016	0016	0	0007	0033	0016	0	0	0	1	1	1		10
1162	0016	0016	0016	0	0007	0033	0014	0	0	0	1	1	1		10
1163	0016	0016	0016	0	0007	0033	0010	0	0	0	1	1	1		10
1164	0016	0016	0016	0	0007	0033	0000	0	0	0	1	1	1		01
1165	0016	0016	0016	0	0007	0033	0001	0	0	0	1	1	1		00
1166	0016	0016	0016	0	0007	0033	0002	0	0	0	1	1	1		01
1167	0016	0016	0016	0	0007	0033	0005	0	0	0	1	1	1		00
1168	0016	0016	0016	0	0007	0033	0012	0	0	0	1	1	1		10
1169	0016	0016	0016	0	0007	0033	0004	0	0	0	1	1	1		01
1170	0016	0016	0016	0	0007	0033	0011	0	0	0	1	1	1		11
1171	0016	0016	0016	0	0007	0033	0003	0	0	0	1	1	1		00
1172	0016	0016	0016	0	0007	0033	0006	0	0	0	1	1	1		01
1173	0016	0016	0016	0	0007	0033	0015	0	0	0	1	1	1		11
1174	0016	0016	0016	0	0007	0033	0013	0	0	0	1	1	1		11
1175	0016	0016	0016	0	0007	0033	0007	0	0	0	1	1	1		01
1176	0016	0016	0016	0	0007	0033	0017	0	0	0	1	1	1		10
1177	0017	0017	0000	0	0003	0037	0000	0	1	0	0	1	1		10
1178	0017	0017	0017	0	0004	0034	0000	0	0	0	1	1	1		10
1179	0017	0017	0017	0	0004	0034	0010	0	0	0	1	1	1		10
1180	0017	0017	0017	0	0004	0034	0014	0	0	0	1	1	1		10
1181	0017	0017	0017	0	0004	0034	0016	0	0	0	1	1	1		00
1182	0017	0017	0017	0	0004	0034	0007	0	0	0	1	1	1		01
1183	0017	0017	0017	0	0004	0034	0003	0	0	0	1	1	1		01
1184	0017	0017	0017	0	0004	0034	0001	0	0	0	1	1	1		01
1185	0017	0017	0017	0	0004	0034	0000	0	0	0	1	1	1		10
1186	0017	0017	0017	0	0004	0034	0000	0	0	0	1	1	1		00
1187	0017	0017	0017	0	0004	0034	0010	0	0	0	1	1	1		10
1188	0017	0017	0017	0	0004	0034	0004	0	0	0	1	1	1		10
1189	0017	0017	0017	0	0004	0034	0012	0	0	0	1	1	1		00
1190	0017	0017	0017	0	0004	0034	0005	0	0	0	1	1	1		01
							0002								10

SET 3

Test No.	A3-0	E3-0	D3-0	CN	I876	I5-0	Y3-0	P	G	F3	CN	OVR	F0	C30	R30
1191	0017	0017	0017	0	0004	0034	0011	0	0	1	1	1	0		11
1192	0017	0017	0017	0	0004	0034	0014	0	0	0	1	1	0		00
1193	0017	0017	0017	0	0004	0034	0006	0	0	0	1	1	0		10
1194	0017	0017	0017	0	0004	0034	0013	0	0	0	1	1	0		11
1195	0017	0017	0017	0	0004	0034	0015	0	0	0	1	1	0		11
1196	0017	0017	0017	0	0004	0034	0016	0	0	0	1	1	0		10
1197	0017	0017	0017	0	0004	0034	0017	0	0	0	1	1	0		01
1198	0017	0017	0000	0	0003	0037	0000	0	1	0	0	1	1		10
1199	0017	0017	0017	0	0005	0033	0000	0	0	0	1	1	0		10
1200	0017	0017	0017	0	0005	0033	0010	0	0	0	1	1	0		10
1201	0017	0017	0017	0	0005	0033	0014	0	0	0	1	1	0		10
1202	0017	0017	0017	0	0005	0033	0016	0	0	0	1	1	0		00
1203	0017	0017	0017	0	0005	0033	0007	0	0	0	1	1	0		01
1204	0017	0017	0017	0	0005	0033	0003	0	0	0	1	1	0		01
1205	0017	0017	0017	0	0005	0033	0001	0	0	0	1	1	0		01
1206	0017	0017	0017	0	0005	0033	0000	0	0	0	1	1	0		10
1207	0017	0017	0017	0	0005	0033	0010	0	0	0	1	1	0		00
1208	0017	0017	0017	0	0005	0033	0004	0	0	0	1	1	0		00
1209	0017	0017	0017	0	0005	0033	0012	0	0	0	1	1	0		00
1210	0017	0017	0017	0	0005	0033	0005	0	0	0	1	1	0		01
1211	0017	0017	0017	0	0005	0033	0002	0	0	0	1	1	0		10
1212	0017	0017	0017	0	0005	0033	0011	0	0	0	1	1	0		11
1213	0017	0017	0017	0	0005	0033	0014	0	0	0	1	1	0		00
1214	0017	0017	0017	0	0005	0033	0006	0	0	0	1	1	0		10
1215	0017	0017	0017	0	0005	0033	0013	0	0	0	1	1	0		11
1216	0017	0017	0017	0	0005	0033	0015	0	0	0	1	1	0		11
1217	0017	0017	0017	0	0005	0033	0016	0	0	0	1	1	0		10
1218	0017	0017	0017	0	0005	0033	0017	0	0	0	1	1	0		01
1219	0017	0017	0000	0	0003	0037	0000	0	1	0	0	1	1		01
1220	0017	0017	0017	0	0006	0034	0000	0	0	0	1	1	0		01
1221	0017	0017	0017	0	0006	0034	0001	0	0	0	1	1	0		01
1222	0017	0017	0017	0	0006	0034	0003	0	0	0	1	1	0		01
1223	0017	0017	0017	0	0006	0034	0007	0	0	0	1	1	0		0C
1224	0017	0017	0017	0	0006	0034	0016	0	0	0	1	1	0		10

SET 3

Test No.	A3-0	B3-0	D3-0	CN	I876	I5-0	Y3-0	P	G	F3	CN4	OVR	F0	Q30	R30
1225	0017	0017	0017	0	0006	0034	0014	0	0	1	1	1	0		10
1226	0017	0017	0017	0	0006	0034	0010	0	0	1	1	1	0		10
1227	0017	0017	0017	0	0006	0034	0000	0	0	1	1	1	0		01
1228	0017	0017	0017	0	0006	0034	0001	0	0	1	1	1	0		00
1229	0017	0017	0017	0	0006	0034	0002	0	0	1	1	1	0		01
1230	0017	0017	0017	0	0006	0034	0005	0	0	1	1	1	0		00
1231	0017	0017	0017	0	0006	0034	0012	0	0	1	1	1	0		10
1232	0017	0017	0017	0	0006	0034	0004	0	0	1	1	1	0		01
1233	0017	0017	0017	0	0006	0034	0011	0	0	1	1	1	0		11
1234	0017	0017	0017	0	0006	0034	0003	0	0	1	1	1	0		00
1235	0017	0017	0017	0	0006	0034	0006	0	0	1	1	1	0		01
1236	0017	0017	0017	0	0006	0034	0015	0	0	1	1	1	0		11
1237	0017	0017	0017	0	0006	0034	0013	0	0	1	1	1	0		11
1238	0017	0017	0017	0	0006	0034	0007	0	0	1	1	1	0		01
1239	0017	0017	0017	0	0006	0034	0017	0	1	1	1	1	0		10
1240	0017	0017	0000	0	0003	0037	0000	0	1	1	1	1	0		01
1241	0017	0017	0017	0	0007	0033	0000	0	0	1	1	1	0		01
1242	0017	0017	0017	0	0007	0033	0001	0	0	1	1	1	0		01
1243	0017	0017	0017	0	0007	0033	0003	0	0	1	1	1	0		00
1244	0017	0017	0017	0	0007	0033	0007	0	0	1	1	1	0		10
1245	0017	0017	0017	0	0007	0033	0016	0	0	1	1	1	0		10
1246	0017	0017	0017	0	0007	0033	0014	0	0	1	1	1	0		10
1247	0017	0017	0017	0	0007	0033	0010	0	0	1	1	1	0		01
1248	0017	0017	0017	0	0007	0033	0000	0	0	1	1	1	0		00
1249	0017	0017	0017	0	0007	0033	0001	0	0	1	1	1	0		01
1250	0017	0017	0017	0	0007	0033	0002	0	0	1	1	1	0		00
1251	0017	0017	0017	0	0007	0033	0005	0	0	1	1	1	0		10
1252	0017	0017	0017	0	0007	0033	0012	0	0	1	1	1	0		01
1253	0017	0017	0017	0	0007	0033	0004	0	0	1	1	1	0		11
1254	0017	0017	0017	0	0007	0033	0011	0	0	1	1	1	0		00
1255	0017	0017	0017	0	0007	0033	0003	0	0	1	1	1	0		01
1256	0017	0017	0017	0	0007	0033	0006	0	0	1	1	1	0		1
1257	0017	0017	0017	0	0007	0033	0015	0	0	1	1	1	0		1
1258	0017	0017	0017	0	0007	0033	0013	0	0	1	1	1	0		11

SET 3

Test No.	A3-O	B3-O	D3-O	CN	I876	I5-O	Y3-O	P	G	F3	CN	OVR	FO	Q3O	R3O
1259	0017	0017	0017	0	0007	0033	0007	0	0	0	1	1	0		01
1260	0017	0017	0017	0	0007	0033	0017	0	1	1	0	0	0		10

SET 4

Test No.	A3-0	B3-0	D3-0	CN	I876	I5-0	Y3-0	P	G	F3	CN7	OVR	F0	Q30	R30
1	0000	0000	0000	0	0003	0037	0000	0	0	0	1	1	1		
2	0001	0001	0000	0	0003	0037	0000	0	0	0	1	1	1		
3	0002	0002	0000	0	0003	0037	0000	0	0	0	1	1	1		
4	0003	0003	0000	0	0003	0037	0000	0	0	0	1	1	1		
5	0004	0004	0000	0	0003	0037	0000	0	0	0	1	1	1		
6	0005	0005	0000	0	0003	0037	0000	0	0	0	1	1	1		
7	0006	0006	0000	0	0003	0037	0000	0	0	0	1	1	1		
8	0007	0007	0000	0	0003	0037	0000	0	0	0	1	1	1		
9	0010	0010	0000	0	0003	0037	0000	0	0	0	1	1	1		
10	0011	0011	0000	0	0003	0037	0000	0	0	0	1	1	1		
11	0012	0012	0000	0	0003	0037	0000	0	0	0	1	1	1		
12	0013	0013	0000	0	0003	0037	0000	0	0	0	1	1	1		
13	0014	0014	0000	0	0003	0037	0000	0	0	0	1	1	1		
14	0015	0015	0000	0	0003	0037	0000	0	0	0	1	1	1		
15	0016	0016	0000	0	0003	0037	0000	0	0	0	1	1	1		
16	0017	0017	0000	0	0003	0037	0000	0	0	0	1	1	1		
17	0000	0000	0017	0	0001	0034	0000	0	0	0	1	1	1		
18	0001	0000	0017	0	0001	0034	0000	0	0	0	1	1	1		
19	0002	0000	0017	0	0001	0034	0000	0	0	0	1	1	1		
20	0003	0000	0017	0	0001	0034	0000	0	0	0	1	1	1		
21	0004	0000	0017	0	0001	0034	0000	0	0	0	1	1	1		
22	0005	0000	0017	0	0001	0034	0000	0	0	0	1	1	1		
23	0006	0000	0017	0	0001	0034	0000	0	0	0	1	1	1		
24	0007	0000	0017	0	0001	0034	0000	0	0	0	1	1	1		
25	0010	0000	0017	0	0001	0034	0000	0	0	0	1	1	1		
26	0011	0000	0017	0	0001	0034	0000	0	0	0	1	1	1		
27	0012	0000	0017	0	0001	0034	0000	0	0	0	1	1	1		
28	0013	0000	0017	0	0001	0034	0000	0	0	0	1	1	1		
29	0014	0000	0017	0	0001	0034	0000	0	0	0	1	1	1		
30	0015	0000	0017	0	0001	0034	0000	0	0	0	1	1	1		
31	0016	0000	0017	0	0001	0034	0000	0	0	0	1	1	1		
32	0017	0000	0017	0	0001	0034	0000	0	0	0	1	1	1		
33	0000	0000	0000	0	0001	0034	0000	0	0	0	1	1	1		
34	0000	0000	0000	0	0003	0024	0017	0	0	1	1	1	1		

Test No.	A3-0	B3-0	D3-0	CN	IS76	I5-0	Y3-0	P	G	F3	NR	QVR	F0	Q30	R30
35	00 01	00 01	00 00	0	0000	4200	00 00	0	0	0	1	1	1		
36	00 01	00 01	00 00	0	0003	4200	00 17	0	1	1	1	1	1		
37	00 02	00 02	00 00	0	0001	4204	00 00	0	1	1	1	1	1		
38	00 02	00 02	00 00	0	0003	4204	00 17	0	1	1	1	1	1		
39	00 03	00 03	00 00	0	0001	4204	00 00	0	1	1	1	1	1		
40	00 03	00 03	00 00	0	0003	4204	00 17	0	1	1	1	1	1		
41	00 04	00 04	00 00	0	0001	4204	00 00	0	1	1	1	1	1		
42	00 04	00 04	00 00	0	0003	4204	00 17	0	1	1	1	1	1		
43	00 05	00 05	00 00	0	0001	4204	00 00	0	1	1	1	1	1		
44	00 05	00 05	00 00	0	0003	4204	00 17	0	1	1	1	1	1		
45	00 06	00 06	00 00	0	0001	4204	00 00	0	1	1	1	1	1		
46	00 06	00 06	00 00	0	0003	4204	00 17	0	1	1	1	1	1		
47	00 07	00 07	00 00	0	0001	4204	00 00	0	1	1	1	1	1		
48	00 07	00 07	00 00	0	0003	4204	00 17	0	1	1	1	1	1		
49	00 10	00 10	00 00	0	0001	4204	00 00	0	1	1	1	1	1		
50	00 10	00 10	00 00	0	0003	4204	00 17	0	1	1	1	1	1		
51	00 11	00 11	00 00	0	0001	4204	00 00	0	1	1	1	1	1		
52	00 11	00 11	00 00	0	0003	4204	00 17	0	1	1	1	1	1		
53	00 12	00 12	00 00	0	0001	4204	00 00	0	1	1	1	1	1		
54	00 12	00 12	00 00	0	0003	4204	00 17	0	1	1	1	1	1		
55	00 13	00 13	00 00	0	0001	4204	00 00	0	1	1	1	1	1		
56	00 13	00 13	00 00	0	0003	4204	00 17	0	1	1	1	1	1		
57	00 14	00 14	00 00	0	0001	4204	00 00	0	1	1	1	1	1		
58	00 14	00 14	00 00	0	0003	4204	00 17	0	1	1	1	1	1		
59	00 15	00 15	00 00	0	0001	4204	00 00	0	1	1	1	1	1		
60	00 15	00 15	00 00	0	0003	4204	00 17	0	1	1	1	1	1		
61	00 16	00 16	00 00	0	0001	4204	00 00	0	1	1	1	1	1		
62	00 16	00 16	00 00	0	0003	4204	00 17	0	1	1	1	1	1		
63	00 17	00 17	00 00	0	0001	4204	00 00	0	1	1	1	1	1		
64	00 17	00 17	00 00	0	0003	4204	00 17	0	1	1	1	1	1		
65	00 17	00 17	00 00	0	0001	4204	00 00	0	1	1	1	1	1		
66	00 17	00 17	00 00	0	0003	4204	00 17	0	1	1	1	1	1		
67	00 16	00 16	00 00	0	0001	4204	00 00	0	1	1	1	1			

SET 4

Test No.	A3-0	E3-0	D3-0	CN	I876	I5-0	Y3-0	P	G	F3	CN2	OVH	F0	S30	R30
69	0015	0015	0000	0	0001	0034	0017	0	10	10	0	0	0		
70	0015	0015	0000	0	0003	0024	0000	0	10	10	0	0	1		
71	0014	0014	0000	0	0001	0034	0017	0	10	10	0	0	0		
72	0014	0014	0000	0	0003	0024	0000	0	10	10	0	0	1		
73	0013	0013	0000	0	0001	0034	0017	0	10	10	0	0	0		
74	0013	0013	0000	0	0003	0024	0000	0	10	10	0	0	1		
75	0012	0012	0000	0	0001	0034	0017	0	10	10	0	0	0		
76	0012	0012	0000	0	0003	0024	0000	0	10	10	0	0	1		
77	0011	0011	0000	0	0001	0034	0017	0	10	10	0	0	0		
78	0011	0011	0000	0	0003	0024	0000	0	10	10	0	0	1		
79	0010	0010	0000	0	0001	0034	0017	0	10	10	0	0	0		
80	0010	0010	0000	0	0003	0024	0000	0	10	10	0	0	1		
81	0007	0007	0000	0	0001	0034	0017	0	10	10	0	0	0		
82	0007	0007	0000	0	0003	0024	0000	0	10	10	0	0	1		
83	0006	0006	0000	0	0001	0034	0017	0	10	10	0	0	0		
84	0006	0006	0000	0	0003	0024	0000	0	10	10	0	0	1		
85	0005	0005	0000	0	0001	0034	0017	0	10	10	0	0	0		
86	0005	0005	0000	0	0003	0024	0000	0	10	10	0	0	1		
87	0004	0004	0000	0	0001	0034	0017	0	10	10	0	0	0		
88	0004	0004	0000	0	0003	0024	0000	0	10	10	0	0	1		
89	0003	0003	0000	0	0001	0034	0017	0	10	10	0	0	0		
90	0003	0003	0000	0	0003	0024	0000	0	10	10	0	0	1		
91	0002	0002	0000	0	0001	0034	0017	0	10	10	0	0	0		
92	0002	0002	0000	0	0003	0024	0000	0	10	10	0	0	1		
93	0001	0001	0000	0	0001	0034	0017	0	10	10	0	0	0		
94	0001	0001	0000	0	0003	0024	0000	0	10	10	0	0	1		
95	0000	0000	0000	0	0001	0034	0017	0	10	10	0	0	0		
96	0000	0000	0000	0	0003	0024	0000	0	10	10	0	0	1		
97	0000	0000	0000	0	0001	0034	0000	0	10	10	0	0	0		
98	0001	0001	0017	0	0003	0034	0000	0	10	10	0	0	1		
99	0002	0002	0017	0	0001	0034	0000	0	10	10	0	0	0		
100	0003	0003	0017	0	0003	0034	0000	0	10	10	0	0	1		
101	0004	0004	0017	0	0001	0034	0000	0	10	10	0	0	0		
102	0005	0005	0017	0	0003	0034	0000	0	10	10	0	0	1		

SET 4

Test No.	A3-0	E3-0	D3-0	CN	1876	I5-0	Y3-0	P	G	F3	CN2	OVR	F0	Q30	R30
103	00 06	0000	00 17	0	0001	0034	00 00	0	0	0	1	1	1		
104	00 07	0000	00 17	0	0001	0034	00 00	0	0	0	1	1	1		
105	00 10	0000	00 17	0	0001	0034	00 00	0	0	0	1	1	1		
106	00 11	0000	00 17	0	0001	0034	00 00	0	0	0	1	1	1		
107	00 12	0000	00 17	0	0001	0034	00 00	0	0	0	1	1	1		
108	00 13	0000	00 17	0	0001	0034	00 00	0	0	0	1	1	1		
109	00 14	0000	00 17	0	0001	0034	00 00	0	0	0	1	1	1		
110	00 15	0000	00 17	0	0001	0034	00 00	0	0	0	1	1	1		
111	00 16	0000	00 17	0	0001	0034	00 00	0	0	0	1	1	1		
112	00 17	0000	00 17	0	0001	0034	00 00	0	0	0	1	1	1		
113	00 00	0000	00 17	0	0003	0037	00 17	0	1	1	0	0	0		
114	00 00	0001	00 17	0	0003	0037	00 17	0	1	1	0	0	0		
115	00 00	0002	00 17	0	0003	0037	00 17	0	1	1	0	0	0		
116	00 00	0003	00 17	0	0003	0037	00 17	0	1	1	0	0	0		
117	00 00	0004	00 17	0	0003	0037	00 17	0	1	1	0	0	0		
118	00 00	0005	00 17	0	0003	0037	00 17	0	1	1	0	0	0		
119	00 00	0006	00 17	0	0003	0037	00 17	0	1	1	0	0	0		
120	00 00	0007	00 17	0	0003	0037	00 17	0	1	1	0	0	0		
121	00 00	0000	00 17	0	0003	0037	00 17	0	1	1	0	0	0		
122	00 00	0001	00 17	0	0003	0037	00 17	0	1	1	0	0	0		
123	00 00	0002	00 17	0	0003	0037	00 17	0	1	1	0	0	0		
124	00 00	0003	00 17	0	0003	0037	00 17	0	1	1	0	0	0		
125	00 00	0004	00 17	0	0003	0037	00 17	0	1	1	0	0	0		
126	00 00	0005	00 17	0	0003	0037	00 17	0	1	1	0	0	0		
127	00 00	0006	00 17	0	0003	0037	00 17	0	1	1	0	0	0		
128	00 00	0007	00 17	0	0003	0037	00 17	0	1	1	0	0	0		
129	00 00	0000	00 00	0	0001	0033	00 17	0	1	1	0	0	0		
130	00 00	0001	00 00	0	0001	0033	00 17	0	1	1	0	0	0		
131	00 00	0002	00 00	0	0001	0033	00 17	0	1	1	0	0	0		
132	00 00	0003	00 00	0	0001	0033	00 17	0	1	1	0	0	0		
133	00 00	0004	00 00	0	0001	0033	00 17	0	1	1	0	0	0		
134	00 00	0005	00 00	0	0001	0033	00 17	0	1	1	0	0	0		
135	00 00	0006	00 00	0	0001	0033	00 17	0	1	1	0	0	0		
136	00 00 -	0007	00 00	0	0001	0033	00 17	0	1	1	0	0	0		

SET 4

Test No.	A3-0	B3-0	D3-0	CN	1876	I5-0	Y3-0	P	G	F3	CN4	VAR	F0	Q30	R30
137	0000	0010	0000	0	0001	0033	0017	0	1	1	0	0	0		
138	0000	0011	0000	0	0001	0033	0017	0	1	1	0	0	0		
139	0000	0012	0000	0	0001	0033	0017	0	1	1	0	0	0		
140	0000	0013	0000	0	0001	0033	0017	0	1	1	0	0	0		
141	0000	0014	0000	0	0001	0033	0017	0	1	1	0	0	0		
142	0000	0015	0000	0	0001	0033	0017	0	1	1	0	0	0		
143	0000	0016	0000	0	0001	0033	0017	0	1	1	0	0	0		
144	0000	0017	0000	0	0001	0033	0017	0	1	1	0	0	0		
145	0000	0000	0000	0	0001	0033	0017	0	1	1	0	0	0		
146	0000	0000	0000	0	0003	0023	0000	0	1	0	1	1	0		
147	0000	0001	0000	0	0001	0033	0017	0	1	0	1	1	0		
148	0000	0001	0000	0	0003	0023	0000	0	1	0	1	1	0		
149	0000	0002	0000	0	0001	0033	0017	0	1	0	1	1	0		
150	0000	0002	0000	0	0003	0023	0000	0	1	0	1	1	0		
151	0000	0003	0000	0	0001	0033	0017	0	1	0	1	1	0		
152	0000	0003	0000	0	0003	0023	0000	0	1	0	1	1	0		
153	0000	0004	0000	0	0001	0033	0017	0	1	0	1	1	0		
154	0000	0004	0000	0	0003	0023	0000	0	1	0	1	1	0		
155	0000	0005	0000	0	0001	0033	0017	0	1	0	1	1	0		
156	0000	0005	0000	0	0003	0023	0000	0	1	0	1	1	0		
157	0000	0006	0000	0	0001	0033	0017	0	1	0	1	1	0		
158	0000	0006	0000	0	0003	0023	0000	0	1	0	1	1	0		
159	0000	0007	0000	0	0001	0033	0017	0	1	0	1	1	0		
160	0000	0007	0000	0	0003	0023	0000	0	1	0	1	1	0		
161	0000	0010	0000	0	0001	0033	0017	0	1	0	1	1	0		
162	0000	0010	0000	0	0003	0023	0000	0	1	0	1	1	0		
163	0000	0011	0000	0	0001	0033	0017	0	1	0	1	1	0		
164	0000	0011	0000	0	0003	0023	0000	0	1	0	1	1	0		
165	0000	0012	0000	0	0001	0033	0017	0	1	0	1	1	0		
166	0000	0012	0000	0	0003	0023	0000	0	1	0	1	1	0		
167	0000	0013	0000	0	0001	0033	0017	0	1	0	1	1	0		
168	0000	0013	0000	0	0003	0033	0000	0	1	0	1	1	0		
169	0000	0014	0000	0	0001	0033	0017	0	1	0	1	1	0		
170	0000	0014	0000	0	0003	0023	0000	0	1	0	1	1	0		

SET 4

Test No.	A3-0	B3-0	D3-0	CN	I876	I5-0	V3-0	P	G	F3	CND	RAO	F0	Q30	R30
171	0000	0015	0000	0	0001	0033	0017	0	1	1	0	0	0		
172	0000	0015	0000	0	0003	0023	0000	0	0	1	0	1	1		
173	0000	0016	0000	0	0001	0033	0017	0	1	1	0	1	0		
174	0000	0016	0000	0	0003	0023	0000	0	1	0	1	1	0		
175	0000	0017	0000	0	0001	0033	0017	0	0	1	0	1	0		
176	0000	0017	0000	0	0003	0023	0000	0	0	0	1	1	0		
177	0000	0017	0000	0	0001	0033	0000	0	0	1	0	1	0		
178	0000	0017	0000	0	0003	0023	0017	0	0	1	0	1	0		
179	0000	0016	0000	0	0001	0033	0000	0	0	1	0	1	0		
180	0000	0016	0000	0	0003	0023	0017	0	0	1	0	1	0		
181	0000	0015	0000	0	0001	0033	0000	0	0	1	0	1	0		
182	0000	0015	0000	0	0003	0023	0017	0	0	1	0	1	0		
183	0000	0014	0000	0	0001	0033	0000	0	0	1	0	1	0		
184	0000	0014	0000	0	0003	0023	0017	0	0	1	0	1	0		
185	0000	0013	0000	0	0001	0033	0000	0	0	1	0	1	0		
186	0000	0013	0000	0	0003	0023	0017	0	0	1	0	1	0		
187	0000	0012	0000	0	0001	0033	0000	0	0	1	0	1	0		
188	0000	0012	0000	0	0003	0023	0017	0	0	1	0	1	0		
189	0000	0011	0000	0	0001	0033	0000	0	0	1	0	1	0		
190	0000	0011	0000	0	0003	0023	0017	0	0	1	0	1	0		
191	0000	0010	0000	0	0001	0033	0000	0	0	1	0	1	0		
192	0000	0010	0000	0	0003	0023	0017	0	0	1	0	1	0		
193	0000	0007	0000	0	0001	0033	0000	0	0	1	0	1	0		
194	0000	0007	0000	0	0003	0023	0017	0	0	1	0	1	0		
195	0000	0006	0000	0	0001	0033	0000	0	0	1	0	1	0		
196	0000	0006	0000	0	0003	0023	0017	0	0	1	0	1	0		
197	0000	0005	0000	0	0001	0033	0000	0	0	1	0	1	0		
198	0000	0005	0000	0	0003	0023	0017	0	0	1	0	1	0		
199	0000	0004	0000	0	0001	0033	0000	0	0	1	0	1	0		
200	0000	0004	0000	0	0003	0023	0017	0	0	1	0	1	0		
201	0000	0003	0000	0	0001	0033	0000	0	0	1	0	1	0		
202	0000	0003	0000	0	0003	0023	0017	0	0	1	0	1	0		
203	0000	0002	0000	0	0001	0033	0000	0	0	1	0	1	0		
204	0000	0002	0000	0	0003	0023	0017	0	0	1	0	1	0		

SET 4

Test No.	A3-0	E3-0	D3-0	CN	I876	I5-0	Y3-0	P	G	F3	IN0	OV0	F0	Q30	R30
205	0000	0001	0000	0	0001	0033	0000	0	0	0	1	1	1		
206	0000	0001	0000	0	0003	0023	0017	0	0	1	1	1	0		
207	0000	0000	0000	0	0001	0033	0000	0	0	1	1	1	0		
208	0000	0000	0000	0	0003	0023	0017	0	0	1	1	1	0		
209	0000	0000	0000	0	0001	0033	0017	0	0	1	1	1	0		
210	0000	0001	0000	0	0001	0033	0017	0	0	1	1	1	0		
211	0000	0002	0000	0	0001	0033	0017	0	0	1	1	1	0		
212	0000	0003	0000	0	0001	0033	0017	0	0	1	1	1	0		
213	0000	0004	0000	0	0001	0033	0017	0	0	1	1	1	0		
214	0000	0005	0000	0	0001	0033	0017	0	0	1	1	1	0		
215	0000	0006	0000	0	0001	0033	0017	0	0	1	1	1	0		
216	0000	0007	0000	0	0001	0033	0017	0	0	1	1	1	0		
217	0000	0010	0000	0	0001	0033	0017	0	0	1	1	1	0		
218	0000	0011	0000	0	0001	0033	0017	0	0	1	1	1	0		
219	0000	0012	0000	0	0001	0033	0017	0	0	1	1	1	0		
220	0000	0013	0000	0	0001	0033	0017	0	0	1	1	1	0		
221	0000	0014	0000	0	0001	0033	0017	0	0	1	1	1	0		
222	0000	0015	0000	0	0001	0033	0017	0	0	1	1	1	0		
223	0000	0016	0000	0	0001	0033	0017	0	0	1	1	1	0		
224	0000	0017	0000	0	0001	0033	0017	0	0	1	1	1	0		

Set 5

Test No.	A3-0	B3-0	D3-0	CN	I876	I5-0	Y3-0	Y3-0	P	G	F3	CN4	OVR	F0	Q30	R30
1	00 00	00 00	0017	0	0000	003 7	10	00 17	0	1	1	0	0	0	XX	XX
2	00 00	00 00	0017	0	0000	003 7	00	00 17	0	1	1	0	0	0	XX	XX
3	00 00	00 00	0017	0	0000	003 7	10	00 17	0	1	1	0	0	0	XX	XX
4	00 00	00 00	0017	0	0003	003 7	00	00 17	0	1	1	0	0	0	XX	XX
5	00 00	00 01	0000	0	0003	003 7	00	00 00	0	1	1	0	0	0	XX	XX
6	00 00	00 02	0000	0	0003	003 7	00	00 00	0	1	1	0	0	0	XX	XX
7	00 00	00 03	0000	0	0003	003 7	00	00 00	0	1	1	0	0	0	XX	XX
8	00 00	00 04	0000	0	0003	003 7	00	00 00	0	1	1	0	0	0	XX	XX
9	00 00	00 05	0000	0	0003	003 7	00	00 00	0	1	1	0	0	0	XX	XX
10	00 00	00 06	0000	0	0003	003 7	00	00 00	0	1	1	0	0	0	XX	XX
11	00 00	00 07	0000	0	0003	003 7	00	00 00	0	1	1	0	0	0	XX	XX
12	00 00	00 10	0000	0	0003	003 7	00	00 00	0	1	1	0	0	0	XX	XX
13	00 00	00 11	0000	0	0003	003 7	00	00 00	0	1	1	0	0	0	XX	XX
14	00 00	00 12	0000	0	0003	003 7	00	00 00	0	1	1	0	0	0	XX	XX
15	00 00	00 13	0000	0	0003	003 7	00	00 00	0	1	1	0	0	0	XX	XX
16	00 00	00 14	0000	0	0003	003 7	00	00 00	0	1	1	0	0	0	XX	XX
17	00 00	00 15	0000	0	0003	003 7	00	00 00	0	1	1	0	0	0	XX	XX
18	00 00	00 16	0000	0	0003	003 7	00	00 00	0	1	1	0	0	0	XX	XX
19	00 00	00 17	0000	0	0003	003 7	00	00 00	0	1	1	0	0	0	XX	XX
20	00 00	00 17	0000	0	0001	003 4	10	00 17	0	1	1	0	0	0	XX	XX
21	00 01	00 17	0000	0	0001	003 4	10	00 00	0	1	1	0	0	0	XX	XX
22	00 02	00 17	0000	0	0001	003 4	10	00 00	0	1	1	0	0	0	XX	XX
23	00 03	00 17	0000	0	0001	003 4	10	00 00	0	1	1	0	0	0	XX	XX
24	00 04	00 17	0000	0	0001	003 4	10	00 00	0	1	1	0	0	0	XX	XX
25	00 05	00 17	0000	0	0001	003 4	10	00 00	0	1	1	0	0	0	XX	XX
26	00 06	00 17	0000	0	0001	003 4	10	00 00	0	1	1	0	0	0	XX	XX
27	00 07	00 17	0000	0	0001	003 4	10	00 00	0	1	1	0	0	0	XX	XX
28	00 10	00 17	0000	0	0001	003 4	10	00 00	0	1	1	0	0	0	XX	XX
29	00 11	00 17	0000	0	0001	003 4	10	00 00	0	1	1	0	0	0	XX	XX
30	00 12	00 17	0000	0	0001	003 4	10	00 00	0	1	1	0	0	0	XX	XX
31	00 13	00 17	0000	0	0001	003 4	10	00 00	0	1	1	0	0	0	XX	XX
32	00 14	00 17	0000	0	0001	003 4	10	00 00	0	1	1	0	0	0	XX	XX
33	00 15	00 17	0000	0	0001	003 4	10	00 00	0	1	1	0	0	0	XX	XX
34	00 16 -	00 17	0000	0	0001	003 4	10	00 00	0	1	1	0	0	0	XX	XX

SET 5

Test No.	A3-0	E3-0	D3-0	CN	I876	I5-0	Q15	Y3-0	P	G	F3	CN4	OVR	F0	Q30	R30
35	0017	0017	0017	0	0001	0034	10	0000	0	0	0	0	0	1	XX	XX
36	0000	0000	0017	0	0002	0037	10	0017	0	1	1	0	0	0	XX	XX
37	0000	0000	0017	0	0002	0037	00	0017	0	1	0	0	0	0	XX	XX
38	0000	0000	0000	0	0002	0037	00	0017	0	0	0	0	0	1	XX	XX
39	0001	0001	0000	0	0002	0037	00	0017	0	0	0	0	0	1	XX	XX
40	0001	0001	0001	0	0002	0037	00	0017	0	0	0	0	0	0	XX	XX
41	0002	0002	0001	0	0002	0037	00	0017	0	0	0	0	0	0	XX	XX
42	0002	0002	0002	0	0002	0037	00	0017	0	0	0	0	0	0	XX	XX
43	0003	0003	0002	0	0002	0037	00	0017	0	0	0	0	0	0	XX	XX
44	0003	0003	0003	0	0002	0037	00	0017	0	0	0	0	0	0	XX	XX
45	0004	0004	0003	0	0002	0037	00	0017	0	0	0	0	0	0	XX	XX
46	0004	0004	0004	0	0002	0037	00	0017	0	0	0	0	0	0	XX	XX
47	0005	0005	0004	0	0002	0037	00	0017	0	0	0	0	0	0	XX	XX
48	0005	0005	0005	0	0002	0037	00	0017	0	0	0	0	0	0	XX	XX
49	0006	0006	0005	0	0002	0037	00	0017	0	0	0	0	0	0	XX	XX
50	0006	0006	0006	0	0002	0037	00	0017	0	0	0	0	0	0	XX	XX
51	0007	0007	0006	0	0002	0037	00	0017	0	0	0	0	0	0	XX	XX
52	0007	0007	0007	0	0002	0037	00	0017	0	0	0	0	0	0	XX	XX
53	0010	0010	0007	0	0002	0037	00	0017	0	0	0	0	0	0	XX	XX
54	0010	0010	0010	0	0002	0037	00	0017	0	0	0	0	0	0	XX	XX
55	0011	0011	0010	0	0002	0037	00	0017	0	0	0	0	0	0	XX	XX
56	0011	0011	0011	0	0002	0037	00	0017	0	0	0	0	0	0	XX	XX
57	0012	0012	0011	0	0002	0037	00	0017	0	0	0	0	0	0	XX	XX
58	0012	0012	0012	0	0002	0037	00	0017	0	0	0	0	0	0	XX	XX
59	0013	0013	0012	0	0002	0037	00	0017	0	0	0	0	0	0	XX	XX
60	0013	0013	0013	0	0002	0037	00	0017	0	0	0	0	0	0	XX	XX
61	0014	0014	0013	0	0002	0037	00	0017	0	0	0	0	0	0	XX	XX
62	0014	0014	0014	0	0002	0037	00	0017	0	0	0	0	0	0	XX	XX
63	0015	0015	0014	0	0002	0037	00	0017	0	0	0	0	0	0	XX	XX
64	0015	0015	0015	0	0002	0037	00	0017	0	0	0	0	0	0	XX	XX
65	0016	0016	0015	0	0002	0037	00	0017	0	0	0	0	0	0	XX	XX
66	0016	0016	0016	0	0002	0037	00	0017	0	0	0	0	0	0	XX	XX
67	0017	0017	0016	0	0002	0037	00	0017	0	0	0	0	0	0	XX	XX
68	0017	0017	0017	0	0002	0037	10	0017	0	1	1	0	0	0	XX	XX

SET 5

Test No.	A3-0	B3-0	D3-0	CN	I876	I5-0	015	Y3-0	P	G	F3	CN2	OVH	F0	Q30	R30
69	00 17	00 17	0017	0	0002	0037	10	00 17	0	1	1	0	0	0	XX	XX
70	00 00	00 17	0017	0	0003	0034	10	00 00	0	0	0	1	1	1	XX	XX
71	00 01	00 16	0016	0	0003	0034	10	00 01	0	0	0	1	1	1	XX	XX
72	00 02	00 15	0015	0	0003	0034	10	00 02	0	0	0	1	1	1	XX	XX
73	00 03	00 14	0014	0	0003	0034	10	00 03	0	0	0	1	1	1	XX	XX
74	00 04	00 13	0013	0	0003	0034	10	00 04	0	0	0	1	1	1	XX	XX
75	00 05	00 12	0012	0	0003	0034	10	00 05	0	0	0	1	1	1	XX	XX
76	00 06	00 11	0011	0	0003	0034	10	00 06	0	0	0	1	1	1	XX	XX
77	00 07	00 10	0010	0	0003	0034	10	00 07	0	0	0	1	1	1	XX	XX
78	00 10	00 07	0007	0	0003	0034	10	00 10	0	0	1	1	1	1	XX	XX
79	00 11	00 06	0006	0	0003	0034	10	00 11	0	0	1	1	1	1	XX	XX
80	00 12	00 05	0005	0	0003	0034	10	00 12	0	0	1	1	1	1	XX	XX
81	00 13	00 04	0004	0	0003	0034	10	00 13	0	0	1	1	1	1	XX	XX
82	00 14	00 03	0003	0	0003	0034	10	00 14	0	0	1	1	1	1	XX	XX
83	00 15	00 02	0002	0	0003	0034	10	00 15	0	0	1	1	1	1	XX	XX
84	00 16	00 01	0001	0	0003	0034	10	00 16	0	0	1	1	1	1	XX	XX
85	00 17	00 00	0000	0	0003	0034	10	00 17	0	0	1	1	1	1	XX	XX
86	00 00	00 17	0017	0	0003	0034	10	00 00	0	1	0	1	1	1	XX	XX
87	00 01	00 16	0016	0	0003	0034	10	00 01	0	0	0	1	1	1	XX	XX
88	00 02	00 15	0015	0	0003	0034	10	00 02	0	0	0	1	1	1	XX	XX
89	00 03	00 14	0014	0	0003	0034	10	00 03	0	0	0	1	1	1	XX	XX
90	00 04	00 13	0013	0	0003	0034	10	00 04	0	0	0	1	1	1	XX	XX
91	00 05	00 12	0012	0	0003	0034	10	00 05	0	0	0	1	1	1	XX	XX
92	00 06	00 11	0011	0	0003	0034	10	00 06	0	0	0	1	1	1	XX	XX
93	00 07	00 10	0010	0	0003	0034	10	00 07	0	0	0	1	1	1	XX	XX
94	00 10	00 07	0007	0	0003	0034	10	00 10	0	0	0	1	1	1	XX	XX
95	00 11	00 06	0006	0	0003	0034	10	00 11	0	0	0	1	1	1	XX	XX
96	00 12	00 05	0005	0	0003	0034	10	00 12	0	0	0	1	1	1	XX	XX
97	00 13	00 04	0004	0	0003	0034	10	00 13	0	0	0	1	1	1	XX	XX
98	00 14	00 03	0003	0	0003	0034	10	00 14	0	0	0	1	1	1	XX	XX
99	00 15	00 02	0002	0	0003	0034	10	00 15	0	0	0	1	1	1	XX	XX
100	00 16	00 01	0001	0	0003	0034	10	00 16	0	0	0	1	1	1	XX	XX
101	00 17	00 00	0000	0	0003	0034	10	00 17	0	0	0	1	1	1	XX	XX
102	00 17 -	00 00	0000	0	0003	0034	11	00 22	0	1	1	1	1	1	XX	XX

SET 5

Test No.	A3-0	E3-0	D3-0	CN	I876	I5-0	000	Y3-0	P	G	F3	7N3	8A0	F0	Q30	R30
103	00 00	0017	00 17	0	0001	003 4	11	00 23	0	0	0	1	1	1	XX	XX
104	00 00	0000	00 04	0	0002	003 7	10	00 00	0	0	0	1	1	0	XX	XX
105	00 00	0000	00 04	0	0002	003 7	00	00 00	0	0	0	1	1	0	XX	XX
106	00 00	0000	00 04	0	0002	003 7	10	00 04	0	0	0	1	1	0	XX	XX
107	00 00	0000	00 00	0	0001	003 2	00	00 17	0	1	1	1	0	0	XX	XX
108	00 00	0000	00 00	0	0001	003 2	10	00 17	0	1	1	1	0	0	XX	XX
109	00 00	0000	00 00	0	0001	003 2	00	00 17	0	1	1	1	0	0	XX	XX
110	00 00	0000	00 02	0	0000	003 7	10	00 02	0	1	1	1	0	0	XX	XX
111	00 00	0000	00 02	0	0000	003 7	00	00 02	0	1	1	1	0	0	XX	XX
112	00 00	0000	00 02	0	0000	003 7	10	00 02	0	1	1	1	0	0	XX	XX
113	00 00	0017	00 00	0	0001	000 0	00	00 06	0	1	1	1	0	0	XX	XX
114	00 00	0017	00 00	0	0001	0000	10	00 06	0	1	1	1	0	0	XX	XX
115	00 00	0017	00 00	0	0001	0000	10	00 06	0	1	1	1	0	0	XX	XX
116	00 17	0000	00 00	0	0001	0000	10	00 01	0	1	1	1	0	0	XX	XX
117	00 17	0000	00 00	0	0001	0000	00	00 01	0	1	1	1	0	0	XX	XX
118	00 17	0000	00 00	0	0001	0000	10	00 01	0	1	1	1	0	0	XX	XX
119	00 00	0017	00 01	0	0002	0006	10	00 04	0	1	1	1	0	0	XX	XX
120	00 00	0017	00 01	0	0002	0006	00	00 04	0	1	1	1	0	0	XX	XX
121	00 00	0017	00 01	0	0002	0006	10	00 04	0	1	1	1	0	0	XX	XX
122	00 17	0000	00 00	0	0003	0000	00	00 05	0	1	1	1	0	0	XX	XX
123	00 17	0000	00 00	0	0003	0000	10	00 05	0	1	1	1	0	0	XX	XX
124	00 17	0000	00 00	0	0003	0000	00	00 05	0	1	1	1	0	0	XX	XX
125	00 00	0017	00 00	0	0001	0000	10	00 07	0	1	1	1	0	0	XX	XX
126	00 00	0017	00 00	0	0001	0000	00	00 07	0	1	1	1	0	0	XX	XX
127	00 00	0017	00 00	0	0001	0000	10	00 07	0	1	1	1	0	0	XX	XX
128	00 00	0017	00 17	0	0006	0045	10	00 05	0	1	1	1	0	0	XX	XX
129	00 00	0017	00 17	0	0006	0045	10	00 05	0	1	1	1	0	0	XX	XX
130	00 00	0017	00 17	0	0006	0045	10	00 05	0	1	1	1	0	0	XX	XX
131	00 00	0017	00 17	0	0006	0045	10	00 05	0	1	1	1	0	0	XX	XX
132	00 17	0017	00 17	1	0004	0053	10	00 05	0	1	1	1	0	0	XX	XX
133	00 17	0017	00 17	1	0004	0053	10	00 05	0	1	1	1	0	0	XX	XX
134	00 17	0017	00 17	1	0004	0053	00	00 05	0	1	1	1	0	0	XX	XX
135	00 17	0017	00 17	1	0004	0053	10	00 02	0	1	1	1	0	0	XX	XX
136	00 17 -	0017	00 17	1	0005	0053	10	00 05	0	1	1	1	0	0	XX	XX

SET 5

Test No.	A3-0	B3-0	D3-0	CN	1876	15-0	CAF	Y3-0	P	G	F3	CN	QVR	F0	Q30	R30
137	0017	0017	0017	1	0005	0053	10	0005	0	0	0	1	1	0	00	01
138	0017	0017	0017	1	0005	0053	00	0005	0	0	0	1	1	0	00	01
139	0017	0017	0017	1	0005	0050	10	0002	0	0	0	1	1	0	00	00
140	0017	0017	0017	1	0004	0053	10	0002	0	0	0	1	1	0	00	10
141	0017	0017	0017	1	0004	0053	00	0002	0	0	0	1	1	0	00	10
142	0017	0017	0017	1	0004	0053	10	0011	0	0	0	1	1	0	01	11
143	0017	0017	0017	1	0005	0053	10	0011	0	0	0	1	1	0	11	10
144	0017	0017	0017	1	0005	0053	00	0011	0	0	0	1	1	0	11	10
145	0017	0017	0017	1	0005	0053	10	0004	0	0	0	1	1	0	11	11
146	0017	0017	0017	1	0001	0032	10	0005	0	0	0	1	1	0	XX	XX
147	0017	0017	0017	1	0001	0032	00	0005	0	0	0	1	1	0	XX	XX
148	0017	0017	0017	1	0001	0032	10	0005	0	0	0	1	1	0	XX	XX
149	0017	0017	0017	1	0006	0053	10	0004	0	0	0	1	1	0	00	01
150	0017	0017	0017	1	0006	0053	00	0004	0	0	0	1	1	0	00	01
151	0017	0017	0017	1	0006	0053	10	0011	0	0	0	1	1	0	10	11
152	0017	0017	0017	1	0007	0053	10	0011	0	0	0	1	1	0	12	12
153	0017	0017	0017	1	0007	0053	10	0011	0	0	0	1	1	0	11	10
154	0017	0017	0017	1	0007	0053	00	0011	0	0	0	1	1	0	11	10
155	0017	0017	0017	1	0007	0053	10	0002	0	0	0	1	1	0	11	00
156	0017	0017	0017	1	0006	0053	10	0002	0	0	0	1	1	0	11	01
157	0017	0017	0017	1	0006	0053	00	0002	0	0	0	1	1	0	01	01
158	0017	0017	0017	1	0006	0053	10	0005	0	0	0	1	1	0	00	00
159	0017	0017	0017	1	0007	0053	10	0005	0	0	0	1	1	0	00	00
160	0017	0017	0017	1	0007	0053	00	0005	0	0	0	1	1	0	00	00
161	0017	0017	0017	1	0007	0053	10	0012	0	0	0	1	1	0	00	10
162	0017	0017	0017	1	0006	0032	10	0005	0	0	0	1	1	0	00	00
163	0017	0017	0017	1	0006	0032	00	0005	0	0	0	1	1	0	00	00
164	0017	0017	0017	1	0006	0032	10	0012	0	0	0	1	1	0	10	00
165	0017	0017	0017	1	0004	0076	10	0012	0	0	0	1	1	0	00	00
166	0017	0017	0017	1	0004	0076	00	0012	0	0	0	1	1	0	00	00
167	0017	0017	0017	1	0004	0076	10	0005	0	0	0	1	1	0	01	01
168	0000	0000	0017	1	0006	0076	10	0005	0	0	0	1	1	0	00	00
169	0000	0017	0017	1	0006	0076	00	0005	0	0	0	1	1	0	00	00
170	0000	0017	0017	1	0006	0076	10	0012	0	0	0	1	1	0	10	10

v. Switching Speed Test Changes

The information on the following pages was included in the slash sheet by GE to clarify the switching speed tests.

The algorithms for the input data patterns were rewritten so that they are no longer tester-oriented. Duplicate patterns were eliminated. Three new patterns were added for set-up time measurements that were omitted from the preliminary slash sheet. Patterns 1, 3, and 4 were modified so that previously unchecked paths would be exercised.

Flowcharts were written for the patterns and the description of the terminology used in the algorithms was revised.

The format for the slash sheet Table III B was changed to that used in other slash sheets and much information was added to it.

Switching Time Test Patterns (Algorithms)
For Group (A) Tests, Subgroups 9, 10, and 11

The following pages contain the flow charts and algorithms for the input data patterns used during the switching speed tests.

The term CALL TEST ($V_1, V_2, V_3, V_4, V_5, V_6, V_7$) is used to define the states applied to each input of the device during one test cycle. The parameters V_1 through V_7 are in decimal notation and represent the binary states applied to the inputs as follows:

Variable	Signals
V_1	$A_3 - A_0$
V_2	$B_3 - B_0$
V_3	$D_3 - D_0$
V_4	C_n
V_5	$I_8 - I_6$
V_6	$I_5 - I_3$
V_7	$I_2 - I_0$

For example:

CALL TEST (0, 1, 2, 0, 3, 4, 5) would initiate a test cycle in which

$A_3 - A_0$	=	0000
$B_3 - B_0$	=	0001
$D_3 - D_0$	=	0010
C_n	=	0
$I_8 - I_6$	=	011
$I_5 - I_3$	=	100
$I_2 - I_0$	=	101

Numerous test cycles are implemented by using a LOOP $I = n_1, n_2$ statement in conjunction with the CALL TEST statement. This causes $n_2 - n_1 + 1$ test cycles to be performed. The parameter I can be assigned to one or more of the variables V_1 through V_7 thus allowing that variable to be cycled from n_1 to n_2 . The variables V_1 through V_7 can also be defined by a logical expression -e.g. I AND 1.

A test cycle is performed each time a CALL TEST statement appears. The timing of the test cycle varies depending on the parameter being measured. Figures 7 through 12 show the timing relationships for the various tests performed.

CALL TEST (0,0,0,0,0,3,7)

LOOP I = 0,15

CALL TEST (0,1,1,0,3,3,7)

END I

LOOP I = 0,15

LOOP J = 0,15

CALL TEST (1,0,J,0,3,0,5)

CALL TEST (1,0,J,0,1,3,3)

CALL TEST (1,0,J,0,4,0,5)

CALL TEST (1,0,J,0,6,0,5)

END J, END I

LOOP I = 0,15

CALL TEST (0,0,1,0,0,3,7)

CALL TEST (0,0,0,0,1,3,2)

END I

There are 1073 tests in this group.

Figure 14A . Test Pattern 1




Figure 14B. Flowchart for test pattern 1

CALL TEST (0,0,0,0,0,3,7)

LOOP I = 0,15

CALL TEST (0,1,1,0,3,3,7)

END I

LOOP I = 0,15

LOOP J = 0,15

CALL TEST (I,J,0,0,0,0,1)

CALL TEST (I,J,0,0,1,3,2)

CALL TEST (I,J,0,0,4,0,1)

CALL TEST (I, J,0,0,6,0,1)

END J. END I

There are 1041 tests in this group

Figure 15A. Test Pattern 2




Figure 15B. Flowchart for test pattern 2

CALL TEST (0,0,0,0,0,3,7)

LOOP I = 0, 15

CALL TEST (0,1,1,0,3,3,7)

END I

LOOP I = 1, 15

LOOP J = 0, 15

LOOP K = 0, 1

CALL TEST (J, 0, I, K, 3, 0, 5)

CALL TEST (J, 0, I, K, 1, 3, 3)

CALL TEST (J, 0, I, K, 4, 0, 5)

CALL TEST (J, 0, I, K, 6, 0, 5)

END K, END J, END I

LOOP I = 1, 111

CALL TEST (0,0,0,0,2,4,2)

END I

CALL TEST (0,0,0,0,0,3,7)

LOOP I = 1, 16

LOOP J = 0, 1

CALL TEST (0,0,0,J,0,0,6)

END J, END I

There are 2081 tests in this group.

Figure 16A. Test Pattern 3




Figure 16B Flowchart for test pattern 3




Figure 16C. Flowchart for test pattern 3, concluded

```

CALL TEST (10,0,15,0,0,3,7)
CALL TEST (0,10,10,0,3,3,7)
CALL TEST (10,0,0,0,3,3,7)

LOOP I = 0,7
CALL TEST (10,0,5,0,1,6,I)
END I

LOOP I = 0,7
CALL TEST (10,0,5,0,1,7,I)
END I

LOOP I = 0,7
CALL TEST (10,0,15,0,0,3,7)
CALL TEST (0,10,10,0,3,3,7)
CALL TEST (10,0,0,0,3,3,7)
CALL TEST (10,0,5,0,4,1,I)
END I

LOOP I = 0,7
CALL TEST (10,0,15,0,0,3,7)
CALL TEST (0,10,10,0,3,3,7)
CALL TEST (10,0,0,0,3,3,7)
CALL TEST (10,0,5,0,4,1,I)
END I

DIMENSION ARRAY XXX (8)
INITIALIZE XXX (8) /7,5,4,0,1,3,2,6 /

LOOP I = 0,15
CALL TEST (I,I,I,0,3,3,7)
END I

LOOP I = 0,15
LOOP J = 1,8
CALL TEST (I,I,0,0,1,XXX(J), 1)
END J, END I

LOOP I = 0,15
LOOP J = 1,8
CALL TEST (15-I,I,0,0,1,XXX (J),1)
END J, END I

```

Figure 17A. Test pattern 4


```
LOOP I = 0, 15  
CALL TEST (I, I, I, 0, 3, 3, 7)  
LOOP J = 1, 8  
CALL TEST (I, I, 0, 0, 4, XXX(J), 1)  
END J, END I
```

Figure 17A. Test pattern 4

```

LOOP I = 0, 15
CALL TEST (I, I, I, 0, 3, 3, 7)
LOOP J = 1, 8
CALL TEST (I, I, 0, 0, 6, XXX(J), 1)
END J, END I

CALL TEST (0, 10, 10, 0, 3, 3, 7)
CALL TEST (10, 10, 10, 0, 0, 3, 7)

LOOP I = 0, 2
CALL TEST (10, 10, 5, 0, I, 1, 3, 7)
CALL TEST (10, 10, 15, 0, 6, 3, 7)
CALL TEST (10, 10, 15, 0, 4, 3, 7)
END I

CALL TEST (10, 0, 5, 0, 0, 3, 7)
CALL TEST (10, 10, 10, 0, 3, 3, 7)

LOOP I = 0, 7
CALL TEST (0, 0, 0, 0, 3, 3, 7)
CALL TEST (10, 0, 5, 0, 1, 6, I)
CALL TEST (10, 0, 5, 0, 2, 6, I)
END I

LOOP I = 0, 15
CALL TEST (I, I, I, 0, 3, 3, 7)
END I

LOOP I = 0, 15
LOOP J = 0, 7
CALL TEST (I, I, 0, 0, 1, J, 1)
CALL TEST (I, I, 0, 0, 2, J, 1)
CALL TEST (I, I, 0, 0, 3, 3, 7)
END J, END I

CALL TEST (10, 10, 10, 0, 3, 3, 7)
CALL TEST (10, 10, 10, 0, 0, 3, 7)
CALL TEST (10, 10, 10, 0, 3, 3, 7)
CALL TEST (10, 10, 10, 0, 0, 3, 7)
CALL TEST (10, 10, 10, 0, 4, 3, 2)
CALL TEST (10, 10, 10, 0, 4, 3, 3)
CALL TEST (10, 10, 10, 0, 6, 3, 2)
CALL TEST (10, 10, 10, 0, 6, 3, 3)
CALL TEST (10, 10, 10, 0, 4, 3, 2)
CALL TEST (10, 10, 10, 0, 4, 3, 3)
CALL TEST (10, 10, 10, 0, 6, 3, 2)
CALL TEST (10, 10, 10, 0, 6, 3, 3)

```

Figure 17B. Test pattern 4,
cont'd


```
LOOP I = 0,15  
LOOP J = 1,16  
CALL TEST (0,0,I,0,4,0,6)  
END J, END I
```

```
LOOP I = 0,15  
LOOP J = 1,16  
CALL TEST (0,0,I,0,6,0,6)  
END J, END I
```

```
CALL TEST (0,0,0,0,0,3,7)  
LOOP I = 0,15  
LOOP J = 1,16  
CALL TEST (0,0,I,0,0,0,6)  
END J, END I
```

```
LOOP I = 0,15  
CALL TEST (0,I,I,0,3,3,7)  
END I
```

```
LOOP I = 0,15  
LOOP J = 0,15  
CALL TEST (I,I,J,1,3,0,5)  
END J, END I
```

There are 2131 tests in this group.

Figure 17C. Test pattern 4, concluded




Figure 17D. Flowchart for test pattern 4




Figure 17E. Flowchart for test pattern 4, cont'd




Figure 17F. Flowchart for test pattern 4, cont'd




Figure 17G. Flowchart for test pattern 4 , cont'd




Figure 17I. Flowchart for test pattern 4, cont'd




Figure 17J. Flowchart for test pattern 4, cont'd




Figure 17K. Flowchart for test pattern 4, concluded

This pattern consists of the A Port Galpat Bypassing the ALU portion of the functional test. It is identified as Test Group 11, Test Numbers 2035 through 3054 of Table V.

Figure 18. Test pattern 5


```
LOOP I = 0, 15  
CALL TEST (I, I, I, 0, 2, 3, 7)  
END I
```

```
LOOP I = 0, 15  
CALL TEST (I, I, 15-I, 0, 2, 3, 7)  
END I
```

```
LOOP I = 0, 15  
CALL TEST (I, I, I, 0, 2, 3, 7)  
END I
```

There are 48 tests in this group.

Figure 19A. Test pattern 6




Figure 19B. Flowchart for test pattern 6

This pattern consists of the Q Register Shifting portion of the functional test. It is identified as Test Group 33, Test Numbers 2464 to 2610.

Figure 20. Test pattern 7

This pattern consists of the RAM Shifting portion of the functional test. It is identified as Test Group 33, Test Numbers 2611 to 2735.

Figure 21. Test pattern 8

vi. Changes to Table III

Table III was rewritten to make it compatible with the measurement techniques established on Mil-M-38510/400 and /420. Also the algorithmic approach to the dynamic testing and the different pinouts on the DIP vs. Flatpack packages required additional format changes. When the table was rewritten, the terminology was also changed to reflect Mil-M-38510.

TABLE III B GROUP (A) TESTS - SUBGROUPS 9,10,11,7,8

SYMBOL	TEST NUMBER	TEST PATTERN	WAVEFORM FIGURE	MEASUREMENT TERMINALS						TEST LIMITS						UNITS
				(Q) DIP		(R) FLATPACK				SUBGROUP 9 +25°C		SUBGROUP 10 +125°C		SUBGROUP 11 -55°C		
				INPUT UNDER TEST	OUTPUT UNDER TEST	INPUT UNDER TEST	OUTPUT UNDER TEST	MIN	MAX							
t _{PHL1} t _{PLH1}	171	1,2	7	1 - 4	36-39	38-41	33-36				90		90	ns		
t _{PHL2} t _{PLH2}	172	1,2	7	1 - 4	31	38-41	28				80		80	ns		
t _{PHL3} t _{PLH3}	173	1,2	7	1 - 4	33	38-41	30				80		80	ns		
t _{PHL4} t _{PLH4}	174	1,2	7	1 - 4	32,35	38-41	29,32				80		80	ns		
t _{PHL5} t _{PLH5}	175	1,2	7	1 - 4	11	38-41	7				90		90	ns		
t _{PHL6} t _{PLH6}	176	1,2	7	1 - 4	34	38-41	31				90		90	ns		
t _{PHL7} t _{PLH7}	177	1,2	7	1 - 4	8,9	38-41	3,5				100		100	ns		
t _{PHL8} t _{PLH8}	178	2	7	17-20	36-39	14-17	33-36				90		90	ns		
t _{PHL9} t _{PLH9}	179	2	7	17-20	31	14-17	28				80		80	ns		
t _{PHL10} t _{PLH10}	180	2	7	17-20	33	14-17	30				80		80	ns		

TABLE III B GROUP (A) TESTS SUBGROUPS 9,10,11,7,8 (Con't.)

SYMBOL	TEST NUMBER	TEST PATTERN NUMBER	WAVEFORM FIGURE	MEASUREMENT TERMINALS				TEST LIMITS						UNITS
				(Q) DIP		(R) FLATPACK		SUBGROUP 9 +25°C	SUBGROUP 10 +125°C		SUBGROUP 11 -55°C			
				INPUT UNDER TEST	OUTPUT UNDER TEST	INPUT UNDER TEST	OUTPUT UNDER TEST		MIN	MAX	MIN	MAX		
													MIN	
t_{PH11} t_{PL11}	181	2	7	17-20	32,35	14-17	29,32				80		80	ns
t_{PH12} t_{PL12}	182	2	7	17-20	11	14-17	7				90		90	ns
t_{PH13} t_{PL13}	183	2	7	17-20	34	14-17	31				90		90	ns
t_{PH14} t_{PL14}	184	2	7	17-20	8,9	14-17	3,5				100		100	ns
t_{PH15} t_{PL15}	185	1	7	22-25	36-39	19-22	33-36				60		60	ns
t_{PH16} t_{PL16}	186	1	7	22-25	31	19-22	28				50		50	ns
t_{PH17} t_{PL17}	187	1	7	22-25	33	19-22	30				50		50	ns
t_{PH18} t_{PL18}	188	1	7	22-25	32,35	19-22	29,32				50		50	ns
t_{PH19} t_{PL19}	189	1	7	22-25	11	19-22	7				60		60	ns

TABLE III B GROUP (A) TESTS - SUBGROUPS 9,10,11,7,8 (Con't.)

SYMBOL	TEST NUMBER	TEST PATTERN NUMBER	WAVEFORM FIGURE	MEASUREMENT TERMINALS				TEST LIMITS						UNITS
				(Q) DIP		(R) FLATPACK		SUBGROUP 9 +25°C		SUBGROUP 10 +125°C		SUBGROUP 11 -55°C		
				INPUT UNDER TEST	OUTPUT UNDER TEST	INPUT UNDER TEST	OUTPUT UNDER TEST							
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX			
t _{PHI20} t _{PLH20}	190	1	7	22-25	34	19-22	31			60		60		ns
t _{PHI21} t _{PLH21}	191	1	7	22-25	8,9	19-22	3,5			70		70		ns
t _{PHI22} t _{PLH22}	192	6	7	22-25	36-39	19-22	33-36			60		60		ns
t _{PHI23} t _{PLH23}	193	6	7	22-25	31	19-22	28			50		50		ns
t _{PHI24} t _{PLH24}	194	6	7	22-25	11	19-22	7			60		60		ns
t _{PHI25} t _{PLH25}	195	6	7	22-25	8,9	19-22	3,5			65		65		ns
t _{PHI26} t _{PLH26}	196	3	7	29	36-39	26	33-36			45		45		ns
t _{PHI27} t _{PLH27}	197	3	7	29	31	26	28			30		30		ns
t _{PHI28} t _{PLH28}	198	3	7	29	33	26	30			30		30		ns
t _{PHI29} t _{PLH29}	199	3	7	29	11	26	7			50		50		ns

TABLE III B GROUP (A) TESTS - SUBGROUPS 9,10,11,7,8 (Con't.)

SYMBOL	TEST NUMBER	TEST PATTERN	WAVEFORM FIGURE	MEASUREMENT TERMINALS				TEST LIMITS						UNITS
				(Q) DIP		(R) FLATPACK		SUBGROUP 9 +25°C		SUBGROUP 10 +125°C		SUBGROUP 11 -55°C		
				INPUT UNDER TEST	OUTPUT UNDER TEST	INPUT UNDER TEST	OUTPUT UNDER TEST							
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX			
t _{PHL30} t _{PLH30}	200	3	7	29	34	26	31			40		40		ns
t _{PHL31} t _{PLH31}	201	3	7	29	8,9	26	3,5			55		55		ns
t _{PHL32} t _{PLH32}	202	4	7	12-14	36-39	8-10	33-36			70		70		ns
t _{PHL33} t _{PLH33}	203	4	7	12-14	31	8-10	28			60		60		ns
t _{PHL34} t _{PLH34}	204	4	7	12-14	33	8-10	30			60		60		ns
t _{PHL35} t _{PLH35}	205	4	7	12-14	32,35	8-10	29,32			50		50		ns
t _{PHL36} t _{PLH36}	206	4	7	12-14	11	8-10	7			70		70		ns
t _{PHL37} t _{PLH37}	207	4	7	12-14	34	8-10	31			70		70		ns
t _{PHL38} t _{PLH38}	208	4	7	12-14	8,9	8-10	3,5			80		80		ns
t _{PHL39} t _{PLH39}	209	4	7	26-28	36-39	23-25	33-36			60		60		ns

TABLE III B GROUP (A) TESTS - SUBGROUPS 9,10,11,7,8 (Con't.)

SYMBOL	TEST NUMBER	TEST PATTERN NUMBER	WAVEFORM FIGURE	MEASUREMENT TERMINALS						TEST LIMITS						UNITS
				DIP		FLATPACK		SUBGROUP 9 +25°C	SUBGROUP 10 +125°C		SUBGROUP 11 -55°C					
				INPUT UNDER TEST	OUTPUT UNDER TEST	INPUT UNDER TEST	OUTPUT UNDER TEST		MIN	MAX	MIN	MAX	MIN	MAX		
^t PHL50 ^t PLH50	220	4	8	15	33	11	30			80		80		ns		
^t PHL51 ^t PLH51	221	4	8	15	32, 35	11	29, 32			70		70		ns		
^t PHL52 ^t PLH52	222	4	8	15	11	11	7			90		90		ns		
^t PHL53 ^t PLH53	223	4	8	15	34	11	31			80		80		ns		
^t PHL54 ^t PLH54	224	4	8	15	8, 9	11	3, 5			90		90		ns		
^t PHL55 ^t PLH55	225	4	8	15	16, 21	11	13, 18			50		50		ns		
^t PHZ1 ^t PLZ1	226	3	12	40	36-39	37	33-36			30		30		ns		
^t PHZ2 ^t PLZ2	227	4	12	5-7	8, 9 -	1, 2, 42	3, 5							ns		
^t PHZ3 ^t PLZ3	228	4	12	5-7	16, 21	1, 2, 42	13, 18							ns		

TABLE III B GROUP (A) TESTS - SUBGROUPS 9,10,11,7,8 (Con't.)

SYMBOL	TEST NUMBER	TEST PATTERN	WAVEFORM FIGURE	MEASUREMENT TERMINALS						TEST LIMITS						UNITS
				DIP		FLATPACK		SUBGROUP 9 +25°C		SUBGROUP 10 +125°C		SUBGROUP 11 -55°C				
				INPUT UNDER TEST	OUTPUT UNDER TEST	INPUT UNDER TEST	OUTPUT UNDER TEST									
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX					
t _{PHL} A0 t _{PLH} A0	210	4	7	26-28	31	23-25	28				50		50	ns		
t _{PHL} A1 t _{PLH} A1	211	4	7	26-28	33	23-25	30				60		60	ns		
t _{PHL} A2 t _{PLH} A2	212	4	7	26-28	32, 35	23-25	29, 32				55		55	ns		
t _{PHL} A3 t _{PLH} A3	213	4	7	26-28	11	23-25	7				60		60	ns		
t _{PHL} A4 t _{PLH} A4	214	4	7	26-28	34	23-25	31				70		70	ns		
t _{PHL} A5 t _{PLH} A5	215	4	7	26-28	8, 9	23-25	3, 5				80		80	ns		
t _{PHL} A6 t _{PLH} A6	216	4	7	5-7	36-39	1, 2, 42	33-36				45		45	ns		
t _{PHL} A7 t _{PLH} A7	217	5	7	1-4	36-39	38-41	33-36				50		50	ns		
t _{PHL} A8 t _{PLH} A8	218	4	8	15	36-39	11	33-36				90		90	ns		
t _{PHL} A9 t _{PLH} A9	219	4	8	15	31	11	28				80		80	ns		

TABLE III B GROUP (A) TESTS - SUBGROUPS 9,10,11,7,8 (con't.)

SYMBOL	TEST NUMBER	TEST PATTERN NUMBER	WAVEFORM FIGURE	MEASUREMENT TERMINALS				TEST LIMITS						UNITS	
				DIP		FLATPACK		SUBGROUP 9 +25°C		SUBGROUP 10 +125°C		SUBGROUP 11 -55°C			
				INPUT UNDER TEST	OUTPUT UNDER TEST	INPUT UNDER TEST	OUTPUT UNDER TEST								MIN
t _{PZL1} t _{PZH1}	229	3	12	40	36-39	37	33-36				40			40	ns
t _{PZL2} t _{PZH2}	230	4	12	5-7	8,9	1,2,42	3,5				50			50	ns
t _{PZL3} t _{PZH3}	231	4	12	5-7	16,21	1,2,42	13,18				50			50	ns
t _{SHL1} t _{SHH1}	232	1,2	9	1-4	8,9,11, 31-39	38-41	3,5,7, 28-36			110		110			ns
t _{SHL2} t _{SHH2}	233	1,2	9	1-4	8,9,11, 31-39	38-41	3,5,7, 28-36			30		30			ns
t _{SHL3} t _{SHH3}	234	2	9	17-20	8,9,11, 31-39	14-17	3,5,7, 28-36			110		110			ns
t _{SHL4} t _{SHH4}	235	2	9	17-20	8,9,11, 31-39	14-17	3,5,7, 28-36			30		30			ns
t _{SHL5} t _{SHH5}	236	6	11	17-20	8,9,11, 31-39	14-17	3,5,7, 28-36			15		15			ns
t _{SHL6} t _{SHH6}	237	1	10	22-25	8,9,11, 31-39	19-22	3,5,7, 28-36			75		75			ns

TABLE III B GROUP (A) TESTS - SUBGROUPS 9,10,11,7,8 (Con't.)

SYMBOL	TEST NUMBER	TEST PATTERN	WAVEFORM FIGURE	MEASUREMENT TERMINALS				TEST LIMITS						UNITS
				DIP		FLATPACK		SUBGROUP 9 +25°C		SUBGROUP 10 +125°C		SUBGROUP 11 -55°C		
				INPUT UNDER TEST	OUTPUT UNDER TEST	INPUT UNDER TEST	OUTPUT UNDER TEST							
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX			
t _{SHL7} t _{SLH7}	238	6	11	22-25	8,9,11, 31-39	19-22	3,5,7, 28-36			65		65		ns
t _{SHL8} t _{SLH8}	239	3	10	29	8,9,11, 31-39	26	3,5,7, 28-36			60		60		ns
t _{SHL9} t _{SLH9}	240	4	10	12-14	8,9,11, 31-39	8-10	3,5,7, 28-36			85		85		ns
t _{SHL10} t _{SLH10}	241	4	10	26-28	8,9,11, 31-39	23-25	3,5,7, 28-36			85		85		ns
t _{SHL11} t _{SLH11}	242	4	10	5-7	8,9,11, 31-39	1,2,42	3,5,7, 28-36			30		30		ns
t _{SHL12} t _{SLH12}	243	4	10	16,21	11, 16,21, 31-39	13, 18	7, 13,18, 28-36			25		25		ns
t _{SHL13} t _{SLH13}	244	8	10	8,9	8,9,21, 31-39	3,5	3,5,7 28-36			25		25		ns
t _{SHL1} t _{SLH1}	245	1,2	7	1-4	8,9,11 31-39	38-41	3,5,7 28-36			0		0		ns
t _{SHL2} t _{SLH2}	246	2,6	7	17-20	8,9,11 31-39	14-17	3,5,7, 28-36			0		0		ns

TABLE III B GROUP (A) TESTS - SUBGROUPS 9,10,11,7,8 (Con't.)

SYMBOL	TEST NUMBER	TEST PATTERN NUMBER	WAVEFORM FIGURE	MEASUREMENT TERMINALS				TEST LIMITS						UNITS
				DIP		FLATPACK		SUBGROUP 9 +25°C		SUBGROUP 10 +125°C		SUBGROUP 11 -55°C		
				INPUT UNDER TEST	OUTPUT UNDER TEST	INPUT UNDER TEST	OUTPUT UNDER TEST							
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX			
t_{PHL3} t_{PLH3}	247	1,6	7	22-25	8,9,11,31-39	19-22	3,5,7,28-36			0		0		ns
t_{PHL4} t_{PLH4}	248	3	7	29	8,9,11,31-39	26	3,5,7,28-36			0		0		ns
t_{PHL5} t_{PLH5}	249	4	7	5-7,12-14,26-28	8,9,11,31-39	1,2,8-10,23-25,42	3,5,7,28-36			0		0		ns
t_{PHL6} t_{PLH6}	250	7	10	16,21	11,16,21,31-39	13,18	7,13,18,28-36			0		0		ns
t_{PHL7} t_{PLH7}	251	8	10	8,9	8,9,21,31-39	3,5	3,5,7,28-36			0		0		ns

TABLE III B GROUP (A) TESTS - SUBGROUPS 9,10,11,7,8 (Concluded)

SYM-OL	TEST NUMBER	TEST P. ATERN	WAVEFORM FIGURE	MEASUREMENT TERMINALS				TEST LIMITS						UNITS
				DIP		FLATPACK		SUBGROUP 9 +25°C		SUBGROUP 10 +125°C		SUBGROUP 11 -55°C		
				INPUT UNDER TEST	OUTPUT UNDER TEST	INPUT UNDER TEST	OUTPUT UNDER TEST							
FUNCTIONAL TEST-METHODS 883 3003,6,7,14		TABLE V	13	SUBGROUP (7): SUBGROUP (7): SUBGROUP (8): SUBGROUP (8):	TABLE V TABLE V TABLE V TABLE V	TABLE V TABLE V TABLE V TABLE V	VCC = 4.5V VCC = 5.5V REPEAT SUBGROUP 7 AT +125°C REPEAT SUBGROUP 7 AT -55°C							
	NOTES:													
	1.	Tests of subgroups 9,10 and 11 per MIL STD 883 Method 3003.												
	2.	VCC = 4.5V and 5.5V for subgroups 9,10 and 11.												
	3.	Where propagation delay tests for subgroups 9, 10 and 11 indicate a group of pins and where two or more propagation delays are specified for a test, only the reading for the pin with the worst case maximum delay requires recording.												

APPENDIX B
TEST PROGRAMS AND DATA
FOR THE TEKTRONIX 3260
FOR THE 8212

8212.FDY:WCT
DATE 07-FFR-78

DISK NAME: ETEC-12
PAGE 1 OF 13

TIME 10:52

1.0100 * THIS TEST IS FOR THE 8212 DEVICE (EIGHT-BIT I/O PORT)
1.0200 * WRITTEN BY L.W.ROLLER
1.0300 * PAP TABLE USED WITH THIS TABLE IS 8212.PIV:LWR
1.0400 * TEST PATTERN FILE NAME FOR THIS DEVICE IS 8212.PAT:LWR
1.0430 * THE SOCKET CARD IS S/N 2010
1.0500 * LOAD 1 MODULES L1-C ARE REQUIRED ON SECTORS: 2,10,13,18,21,26,29,37,57
1.0600

TABLE OF CONTENTS

PART	DESCRIPTION OF CONTENTS
2	PINLISTS, ARRAYS, AND CONSTANTS
3	FUNCTIONAL TESTS
4	PROPAGATION DELAY TIME MEASUREMENTS
5	PROPAGATION DELAY TIME MEASUREMENTS
50	PASS/FAIL SORT ROUTINE, OUTPUT ROUTINE

2.0100 PINLIST DINS = SP3,SP5,SP7,SP9,SP16,SP18,SP20,SP22
2.0200 PINLIST DOUTS = SP4,SP6,SP8,SP10,SP15,SP17,SP19,SP21
2.0300 PINLIST DS = SP1,SP13
2.0400 PINLIST INS = SP14,SP2,DS,SP11,DINS
2.0500 PINLIST OUTS = DOUTS,SP23
2.0600 PINLIST ALL = INS,OUTS
2.0700 PINLIST GND = SP12
2.0800 PINLIST VCC = SP24
2.0900 SUBROUTINE EVS6(0),DVS6(0),EVS7(0),DVS7(0):MC3
2.1000 FUNCTION MVS6(V),IVS6(0):MC3
2.1100 SUBROUTINE STRNGO(V,I,V,V),SCON(I,V,V,C):STRING
2.1200 SUBROUTINE CDATE(V),CRIME(V):TIME
2.1300 FUNCTION GETIT(I,V,V,V):BARRAY
2.1400 SUBROUTINE BARRAY(I,V,V,V):BARRAY
2.1500 SUBROUTINE SREAD(P,V,V,V,V,I,V):SREAD
2.1600 IARRAY HER(100),PIN(10),C(75),D(75)
2.1700 ARRAY FF(75,10),V(75)
2.1800 BARRAY(HER,2,9,75)

THIS PAGE IS BEST QUALITY PRACTICABLE
FROM COPY FURNISHED TO DDC

AD-A057 079

GENERAL ELECTRIC CO PITTSFIELD MASS
CHARACTERIZATION OF COMPLEX MICROPROCESSORS AND SUPPORT CHIPS.(U)
JUN 78 T M OSTROWSKI

F/G 9/2


F30602-77-C-0012

UNCLASSIFIED

RADC-TR-78-138

NL

3 OF 3
ADA
057079



END
DATE
FILMED
9-78
DDC

```

2.1900 * NUM(P) IS NUMBER OF MEASUREMENTS IN PARAMETER P
2.2000 * P IS A NUMBER ASSIGNED TO EACH PARAMETER
2.2100 * NP=21 IS NUMBER OF DIFFERENT PARAMETERS MEASURED
2.2200 * MN=10 IS MAXIMUM NUMBER OF MEASUREMENTS OF ANY ONE PARAMETER
2.2300 *
2.2400
2.2500 NP=23
2.2600 MN=10
2.2700 ARRAY VALUE(23,10), MAX(23), MIN(23)
2.2800 IARRAY NUM(23), NLESS(23), NGRE(23), VPASS(23)
2.2900 IARRAY PNAME(400), ST(23), SP(23)
2.3000
2.3100 * ASSIGNMENTS ARE AS FOLLOWS
2.3200
2.3300 * LUN DATA OUTPUT
2.3400
2.3500 * 3 SELECTION QUERY
2.3600 * 4 TEST SUMMARY
2.3700 * 5 DATA ON A SPECIFIC PARAMETER
2.3750 PRINT <5> ERASE
2.3800 PRINT <5> CR, "DATE:"
2.3900 CRDATE(5)
2.4000 PRINT <5> CR, "TIME:"
2.4100 CRTIME(5)
2.4200 PRINT <5> CR, "THIS TEST IS FOR THE R212 DEVICE", CR

3.0100 INITIALIZE
3.0200 VS6 = 5V AT 130MA
3.0300 EVS6
3.0310 WAIT 1S
3.0400 X = WVS6(10)
3.0500 Y = IVS6
3.0600 IF (5MACY<130MA) 3.11,3.11,3.07
3.0700 PRINT <4> "DEVICE DRAWS MORE THAN 130MA OF CURRENT"
3.0800 PRINT <4> CR, CR, "CHECK TO ENSURE DEVICE IS INSTALLED CORRECTLY", CR
3.0900 DVS6
3.1000 STOP

```


THIS PAGE IS BEST QUALITY PRACTICABLE
FROM COPY FURNISHED TO DDG

```

3.1100 IF(4.75V<X<5.25V)3.12,3.14,3.15
3.1200 PRINT <4> "SUPPLY VOLTAGE IS <4.75V",CR
3.1300 DVS6
3.1400 STOP
3.1500 PRINT <4> "SUPPLY VOLTAGE IS > 5.25V",CR
3.1600 DVS6
3.1700 STOP
3.1800 CONTINUE
3.1900 CYCLE = 500NS
3.2000 HICOMPARE = 200NS FOR 100NS
3.2100 LOCOMPARE = 200NS FOR 100NS
3.2200 CONNECT INPUT TO DRIVER ON INS
3.2300 CONNECT OUTPUT TO COMPARATOR ON OUTS
3.2400 HICOMPARE = 3.65V ON OUTS
3.2500 LOCOMPARE = 0.45V ON OUTS
3.2600 HIDRIVE = 2.0V ON INS
3.2700 LODRIVE = 0.45V ON INS
3.2800 LOAD DISK P8212 TO ALL WITH FI,CM
3.2900 FORCE INS WITH PATTERN
3.3000 COMPARE OUTS WITH PATTERN
3.3100 MASK OUTS WITH PATTERN
3.3200
3.3300 MOVE REGISTER (77) TO ALL WITH FI,CM AND SAVE ERRORS
3.3500 IF (ERROR) 60.03
3.3600 PRINT <4> "PASSED FUNCTIONAL TEST ",CR
3.3700 CONTINUE
3.3800 DISCONNECT OUTPUT FROM COMPARATOR ON OUTS
3.3900 *
3.4000 * CHECK FUNCTION OF DISABLING OUTPUTS
3.4100 * MEASURE OUTPUT LEAKAGE CURRENT WITH OUTPUTS IN HIGH IMPEDANCE STATE
3.4200 *
3.4250 LOAD DISK P8212 TO ALL WITH FI,CM
3.4300 P=20
3.4400 NUM(P)=8
3.4500 MIN(P)=20UA
3.4600 MAX(P)=20UA
3.4700 ST(P)=1+(P-1)*16
3.4800 SP(P)=P*16
3.4900 SCON(PNAM,ST(P),SP(P),"IOFF(L)")

```

```

3.5000 P=PI
3.5100 NUM(P)=R
3.5200 MIN(P)=20UA
3.5300 MAX(P)=20UA
3.5400 ST(P)=1+(P-1)*16
3.5500 SP(P)=P*16
3.5600 SCON(PNAM,ST(P),SP(P),"IOFF(H)")
3.5650 LOAD DISK PA212 TO ALL WITH FI,CM
3.5700 MOVE REGISTER (67) TO ALL WITH FI,CM
3.5800 Y=0
3.5900 P=20
3.6000 LOOP 3.69 I=1,A
3.6100 SETUP TO MEASURE CURRENT ON DOUTS(I) FROM VS4=0.45V AT 30UA
3.6200 VALUE(P,I) = CURRENT
3.6300 IF (-20UA<VALUE(P,I)<20UA) 3.65
3.6400 Y=1
3.6500 VS4 =5.25V AT 30UA
3.6600 VALUE(P+1,I) = CURRENT
3.6700 IF (-20UA<VALUE(P+1,I)<20UA) 3.69
3.6800 Y=1
3.6900 UNSET TO MEASURE CURRENT ON DOUTS(I) FROM VS4
3.7000 IF (Y EQ 0) 3.72
3.7100 PRINT "4" "FAILED OUTPUT LEAKAGE CURRENT TEST WHICH IS PART OF FUNCTIONAL TESTS",CR
3.7200 CONTINUE
3.8000 P=22
3.8010 NUM(P)=R
3.8020 MIN(P)=20UA
3.8030 MAX(P)=20UA
3.8040 ST(P)=1+(P-1)*16
3.8050 SP(P)=P*16
3.8060 SCON(PNAM,ST(P),SP(P),"IOFF(L)")
3.8070 P=PI
3.8080 NUM(P)=R
3.8090 MIN(P)=20UA
3.8100 MAX(P)=20UA
3.8110 ST(P)=1+(P-1)*16
3.8120 SP(P)=P*16
3.8130 SCON(PNAM,ST(P),SP(P),"IOFF(H)")
3.8140 LOAD DISK PA212 TO ALL WITH FI,CM

```


3.A150	MOVE REGISTER (70) TO ALL WITH FI,CM
3.A170	P=22
3.A180	LOOP 3.A27 I=1,A
3.A190	SETUP TO MEASURE CURRENT ON DOUTS(I) FROM VS4=0.45V AT 30UA
3.A200	VALUE(P,I) = CURRENT
3.A210	IF (-20UA<VALUE(P,I)<20UA) 3.A23
3.A220	Y=1
3.A230	VS4 =5.25V AT 30UA
3.A240	VALUE(P+1,I) = CURRENT
3.A250	IF (-20UA<VALUE(P+1,I)<20UA) 3.A27
3.A260	Y=1
3.A270	UNSET TO MEASURE CURRENT ON DOUTS(I) FROM VS4
3.A280	IF (Y EQ 0) 3.A3
3.A290	PRINT <4> CR,"FAILED OUTPUT LEAKAGE CURRENT TEST WHICH IS PART OF FUNCTIONAL TESTS",CR
3.A300	CONTINUE
4.0010 *	PROPAGATION DELAY TIME MEASUREMENTS
4.0020	
4.0030 *	TIMING SETUP
4.0040	
4.0050	CYCLE=1US
4.0060	DATAPHASE FROM 100NS FOR 500NS
4.0070	
4.0080 *	PROGRAM CONNECTIONS
4.0090	
4.0100	CONNECT OUTPUT TO LOAD1 ON OUTS
4.0102	FVS7
4.0103	VS7=2.1V AT 280MA
4.0110	CONNECT INPUT TO DRIVER ON INS
4.0120	CONNECT OUTPUT TO COMPARTOR ON ALL
4.0130	HIDRIVE=4.5V ON INS
4.0140	HIDRIVE=3.0V ON OINS
4.0150	HIDRIVE=3.0V ON SP11
4.0160	LODRIVE=0V ON INS
4.0170	LOCOMPARE=1.5V ON ALL
4.0180	HICOMPARE=1.5V ON ALL
4.0190	
4.0200 *	TESTS FOR TPWL1
4.0210	

```

4.0220 P=1
4.0230 NUM(P)=A
4.0240 MIN(P)=0NS
4.0250 MAX(P)=30NS
4.0260 ST(P)=1
4.0270 SP(P)=16
4.0280 SCUN(PNAM,ST(P),SP(P),"TPLH1 (DI-00)")
4.0290 *      LOAD DATA FOR INPUTS
4.0300      LOAD DISK PA212 (77,129) TO INS
4.0310      FORCE INS WITH PATTERN
4.0320      FORCE DINS WITH PATTERN,RZ
4.0330      LOCMPARE FROM 400NS FOR 400NS
4.0340      HICMPARE FROM 400NS FOR 400NS
4.0350      LOOP 4.039 I=1,A
4.0360      SETUP TO MEASURE TIME ON DINS(I)- TO DOUTS(I)- AT 30NS,TRIGGER 2
4.0370      MOVE FROM REGISTER (I,I+1) TO INS
4.0380      VALUE(P,I)=TIME
4.0390      UNSET TO MEASURE TIME ON DINS(I) TO DOUTS(I)
4.0400
4.0410 *      TESTS FOR TPLH1
4.0420
4.0430 P=7
4.0440 NUM(P)=A
4.0450 MIN(P)=0NS
4.0460 MAX(P)=42NS
4.0470 ST(P)=1+(P-1)*16
4.0480 SP(P)=P*16
4.0490 SCUN(PNAM,ST(P),SP(P),"TPLH1 (DI-00)")
4.0500      LOCMPARE FROM 50NS FOR 300NS
4.0510      HICMPARE FROM 50NS FOR 300NS
4.0520      LOOP 4.056 I=1,A
4.0530      SETUP TO MEASURE TIME ON DINS(I)+ TO DOUTS(I)+ AT 42NS,TRIGGER 2
4.0540      MOVE FROM REGISTER (I,I+1) TO INS
4.0550      VALUE(P,I)=TIME
4.0560      UNSET TO MEASURE TIME ON DINS(I) TO DOUTS(I)
4.0570
4.0580 *      TESTS FOR TPLH2
4.0590
4.0600 P=2
4.0610 NUM(P)=A

```


THIS PAGE IS BEST QUALITY PRACTICABLE
FROM COPY FURNISHED TO DDC

```

4.0620 MIN(P)=0NS
4.0630 MAX(P)=37NS
4.0640 ST(P)=1+(P-1)*16
4.0650 SP(P)=P*16
4.0660 SCNV(PNAM,ST(P),SP(P),"TPHL2 (STB=00)")
4.0670 FORCE DINS WITH PATTERN;RZ,INVERT
4.0680 DATAPHASE FROM 100NS FOR 200NS
4.0690 PHASE3 FROM 150NS FOR 30NS
4.0700 FORCE SP11 WITH PATTERN;RZ
4.0710 CONNECT TO PHASE ON SP11
4.0720 LOCOMPARE FROM 150NS FOR 200NS
4.0730 WICOMPARE FROM 150NS FOR 200NS
4.0740 LOOP 4.078 I=1,R
4.0750 SETUP TO MEASURE TIME ON SP11+ TO DOUTS(I)- AT 37NS,TRIGGER 2
4.0760 MOVE FROM REGISTER (9+I,10+I) TO INS
4.0770 VALUE(P,I)=TIME
4.0780 UNSET TO MEASURE TIME ON SP11 TO DOUTS(I)
4.0790

```

TESTS FOR TPLH2

*

```

4.0800 P=8
4.0810 NUM(P)=8
4.0820 MIN(P)=0NS
4.0830 MAX(P)=55NS
4.0840 ST(P)=1+(P-1)*16
4.0850 SP(P)=P*16
4.0860 SCNV(PNAM,ST(P),SP(P),"TPHL2 (STB=00)")
4.0870 DATAPHASE FROM 500NS FOR 200NS
4.0880 PHASE3 FROM 600NS FOR 30NS
4.0890 LOCOMPARE FROM 550NS FOR 200NS
4.0900 WICOMPARE FROM 550NS FOR 200NS
4.0910 LOOP 4.097 I=1,R
4.0920 SETUP TO MEASURE TIME ON SP11+ TO DOUTS(I)+ AT 55NS,TRIGGER 2
4.0930 MOVE FROM REGISTER (10+I,11+I) TO INS
4.0940 VALUE(P,I)=TIME
4.0950 UNSET TO MEASURE TIME ON SP11 TO DOUTS(I)
4.0960

```

TESTS FOR TPLH3

*

```

4.0980
4.0990
4.1000

```

```

4.1010 P=3
4.1020 MOV(P)=1
4.1030 MIN(P)=0NS
4.1040 MAX(P)=37NS
4.1050 ST(P)=1+(P-1)*16
4.1060 SP(P)=P*16
4.1070 SCOV(PNAM,ST(P),SP(P),"TPLH3 (STA-INT)")
4.1080 DATAPHASE = 100NS FOR 30NS
4.1090 FORCE SPI3 WITH PATTERN;RZ
4.1100 PHASE3 FROM 300NS FOR 30NS
4.1110 CONNECT TO PHASE ON SPI1
4.1120 LOCMPARE FROM 315NS FOR 300NS
4.1130 WICMPARE FROM 315NS FOR 300NS
4.1140 LOOP 4.11A J21,R
4.1150 SETUP TO MEASURE TIME ON SPI1- TO SP23- AT 37NS,TRIGGER 2
4.1160 MOVE FROM REGISTER (19,20) TO INS
4.1170 VALUE(P,1)=TIME
4.1180 UNSET TO MEASURE TIME ON SPI1 TO SP23
4.1190
4.1200 * TESTS FOR TPLH3
4.1210
4.1220
4.1230
4.1240
4.1250
4.1260
4.1270
4.1280
4.1290
4.1300
4.1310
4.1320
4.1330
4.1340
4.1350
4.1360
4.1370
4.1380
4.1390

```

P=3

MOV(P)=1

MIN(P)=0NS

MAX(P)=37NS

ST(P)=1+(P-1)*16

SP(P)=P*16

SCOV(PNAM,ST(P),SP(P),"TPLH3 (STA-INT)")

DATAPHASE = 100NS FOR 30NS

FORCE SPI3 WITH PATTERN;RZ

PHASE3 FROM 300NS FOR 30NS

CONNECT TO PHASE ON SPI1

LOCMPARE FROM 315NS FOR 300NS

WICMPARE FROM 315NS FOR 300NS

LOOP 4.11A J21,R

SETUP TO MEASURE TIME ON SPI1- TO SP23- AT 37NS,TRIGGER 2

MVE FROM REGISTER (19,20) TO INS

VALUE(P,1)=TIME

UNSET TO MEASURE TIME ON SPI1 TO SP23

* TESTS FOR TPLH3

P=9

MOV(P)=2

MIN(P)=0NS

MAX(P)=55NS

ST(P)=1+(P-1)*16

SP(P)=P*16

SCOV(PNAM,ST(P),SP(P),"TPLH3 (DS2-INT)")

LOCMPARE FROM 515NS FOR 300NS

WICMPARE FROM 515NS FOR 300NS

DATAPHASE FROM 500NS FOR 30NS

SETUP TO MEASURE TIME ON SPI3- TO SP23+ AT 55NS,TRIGGER 2

MVE FROM REGISTER (19,20) TO INS

VALUE(P,1)=TIME

UNSET TO MEASURE TIME ON SPI3 TO SP23

FORCE SPI3 WITH PATTERN

FORCE SPI1 WITH PATTERN;RZ,INVERT

SETUP TO MEASURE TIME ON SPI+ TO SP23+ AT 55NS,TRIGGER 2

MVE REGISTER (20,21) TO INS


```

4.1400 VALUE (P,2)=TIME
4.1410 UNSET TO MEASURE TIME ON SP1 TO SP23
4.1420 CONNECT TO DATAPHASE ON SP11
4.1430
4.1440 * TESTS FOR TPLH4
4.1450
4.1460 P=4
4.1470 NUM(P)=8
4.1480 MIN(P)=0NS
4.1490 MAX(P)=37NS
4.1500 ST(P)=1+(P-1)*16
4.1510 SP(P)=P*16
4.1520 SCON(PNAM,ST(P),SP(P),"TPLH4 (DS1-00)")
4.1530 HIGHRISE=4.5V ON INS
4.1540 HIGHRISE=3.0V ON DINS
4.1550 HIGHRISE=3.0V ON SP1
4.1560 DATAPHASE=100NS FOR 200NS
4.1570 FORCE INS WITH PATTERN
4.1580 FORCE DINS WITH PATTERN,RZ, INVERT
4.1590 FORCE SP1 WITH PATTERN,RZ, INVERT
4.1600 PHASE1 FROM 150NS FOR 30NS
4.1610 CONNECT TO PHASE ON SP1
4.1620 LOCMPARE FROM 125NS FOR 400NS
4.1630 HIGHCMPARE FROM 125NS FOR 400NS
4.1640 LOOP 4.168 I=1,A
4.1650 SETUP TO MEASURE TIME ON SP1- TO DOUTS(I)- AT 37NS,TRIGGER 2
4.1660 MOVE FROM REGISTER (21+I,22+I) TO INS
4.1670 VALUE(P,1)=TIME
4.1680 UNSET TO MEASURE TIME ON SP1 TO DOUTS(I)
4.1690
4.1700 * TESTS FOR TPLH4
4.1710
4.1720 P=10
4.1730 NUM(P)=8
4.1740 MIN(P)=0NS
4.1750 MAX(P)=50NS
4.1760 ST(P)=1+(P-1)*16
4.1770 SP(P)=P*16
4.1780 SCON(PNAM,ST(P),SP(P),"TPLH4 (DS1-00)")

```

4.1790	LOCMPARE FROM 125NS FOR 400NS
4.1800	HICMPARE FROM 125NS FOR 400NS
4.1810	LOOP 4.185 I=1,A
4.1820	SETUP TO MEASURE TIME ON SP1- TO DOUTS(I)+ AT 50NS, TRIGGER 2
4.1830	MOVE FROM REGISTER (22+I,23+I) TO I'S
4.1840	VALUE(P,I)=TIME
4.1850	UNSET TO MEASURE TIME ON SP1 TO DOUTS(I)
4.1860	
4.1870	* TESTS FOR TPLH4
4.1880	
4.1890	
4.1900	P=5
4.1910	NUM(P)=8
4.1920	MIN(P)=0NS
4.1930	MAX(P)=37NS
4.1940	ST(P)=1+(P-1)*16
4.1950	SP(P)=P+14
4.1960	SCON(PNAM,ST(P),SP(P),"TPLH4 (NS2=00)")
4.1970	HIDRIVE=3.0V ON SP13
4.1980	FORCE SP13 WITH PATTERN,RZ
4.1990	CONNECT TO DATA PHASE ON SP1
4.2000	FORCE SP1 WITH PATTERN
4.2010	PHASE4 FROM 150NS FOR 30NS
4.2020	CONNECT TO PHASE ON SP13
4.2030	LOCMPARE FROM 125NS FOR 300NS
4.2040	HICMPARE FROM 125NS FOR 300NS
4.2050	LOOP 4.208 I=1,A
4.2060	SETUP TO MEASURE TIME ON SP13+ TO DOUTS(I)- AT 37NS, TRIGGER 2
4.2070	MOVE FROM REGISTER (31+I,32+I) TO INS
4.2080	VALUE(P,I)=TIME
4.2090	UNSET TO MEASURE TIME ON SP13 TO DOUTS(I)
5.0010	
5.0020	* TESTS FOR TPLH4
5.0030	
5.0040	P=11
5.0050	NUM(P)=8
5.0060	MIN(P)=0NS
5.0070	MAX(P)=50NS
5.0080	ST(P)=1+(P-1)*16


```

5.0090 SP(P)=P*16
5.0100 SCNN(PNAM,ST(P),SP(P),"TPLM4 (DS2-00)")
5.0110 LOCMPARE FROM 125NS FOR 300NS
5.0120 HICMPARE FROM 125NS FOR 300NS
5.0130 LOOP 5.017 I=1,R
5.0140 SETUP TO MEASURE TIME ON SP13+ TO DOUTS(I)+ AT 50NS,TRIGGER 2
5.0150 MOVE FROM REGISTER (32+I,33+I) TO INS
5.0160 VALUE(P,I)=TIME
5.0170 UNSET TO MEASURE TIME ON SP13 TO DOUTS(I)
5.0180
5.0190 * TESTS FOR TPLM5
5.0200
5.0210 P=6
5.0220 NUM(P)=6
5.0230 MIN(P)=0NS
5.0240 MAX(P)=60NS
5.0250 ST(P)=1+(P-1)*16
5.0260 SP(P)=P*16
5.0270 SCNN(PNAM,ST(P),SP(P),"TPLM5 (CLR-00)")
5.0280 PHASE4 FROM 100NS FOR 200NS
5.0290 HIRTRIVE=4.5V ON INS
5.0300 HIRTRIVE=3.0V ON SP13
5.0310 HIRTRIVE=3.0V ON SP14
5.0320 DATAPHASE=200NS FOR 30NS
5.0330 FORCE INS WITH PATTERN
5.0340 FORCE SP13 WITH PATTERN,RZ,INVERT
5.0350 FORCE SP14 WITH PATTERN,RZ,INVERT
5.0360 LOCMPARE FROM 150NS FOR 300NS
5.0370 HICMPARE FROM 150NS FOR 300NS
5.0380 LOOP 5.042 I=1,R
5.0390 SETUP TO MEASURE TIME ON SP14- TO DOUTS(I)- AT 60NS,TRIGGER 2
5.0400 MOVE FROM REGISTER (40+I,41+I) TO INS
5.0410 VALUE(P,I)=TIME
5.0420 UNSET TO MEASURE TIME ON SP14 TO DOUTS(I)
5.0430
5.0440 * TESTS FOR TPZL1
5.0450
5.0460 P=12
5.0470 NUM(P)=8

```

```

5.0480 MIN(P)=0NS
5.0490 MAX(P)=50NS
5.0500 ST(P)=1+(P-1)*16
5.0510 SP(P)=P*16
5.0520 SCOM(PNAM,ST(P),SP(P),"TPLZ1 (DS1-D0)" )
5.0530 CONNECT TO DATAPHASE ON SPI3
5.0540 DATAPHASE=100NS FOR 500NS
5.0550 LCOMPARE=1.5V ON INS
5.0560 HCOMPARE=1.5V ON INS
5.0570 LCOMPARE=1.0V ON OUTS
5.0580 HCOMPARE=1.0V ON OUTS
5.0590 LCOMPARE FROM 500NS FOR 300NS
5.0600 HCOMPARE FROM 500NS FOR 300NS
5.0610 HIDRIVE=4.5V ON INS
5.0620 HIDRIVE=3.0V ON SPI
5.0630 LODRIVE=0V ON INS
5.0640 FORCE INS WITH PATTERN
5.0650 FORCE SPI WITH PATTERN;RZ
5.0660 FORCE SPI3 WITH PATTERN;RZ,INVERT
5.0670 LOOP 5.071 I=1,R
5.0680 SETUP TO MEASURE TIME ON SPI- TO DOUTS(I)- AT 50NS,TRIGGER 2
5.0690 MOVE FROM REGISTER (49,50) TO INS
5.0700 VALUE(P,I)=TIME
5.0710 UNSET TO MEASURE TIME ON SPI TO DOUTS(I)
5.0720
5.0730 * TESTS FOR TPLZ1
5.0740
5.0750 P=16
5.0760 NUM(P)=8
5.0770 MIN(P)=0NS
5.0780 MAX(P)=50NS
5.0790 ST(P)=1+(P-1)*16
5.0800 SP(P)=P*16
5.0810 SCOM(PNAM,ST(P),SP(P),"TPLZ1 (DS1-D0)" )
5.0820 LCOMPARE FROM 50NS FOR 300NS
5.0830 HCOMPARE FROM 50NS FOR 300NS
5.0840 LOOP 5.088 I=1,R
5.0850 SETUP TO MEASURE TIME ON SPI+ TO DOUTS(I)+ AT 50NS,TRIGGER 2
5.0860 MOVE FROM REGISTER (49,50) TO INS

```



```

5.0870 VALUE(P,I)=TIME
5.0880 UNSET TO MEASURE TIME ON SP1 TO DOUTS(I)
5.0890
5.0900 * TESTS FOR TPZL1
5.0910
5.0920 P=13
5.0930 NUM(P)=8
5.0940 MIN(P)=0NS
5.0950 MAX(P)=50NS
5.0960 ST(P)=1+(P-1)*16
5.0970 SP(P)=P*16
5.0980 SCOM(PNAM,ST(P),SP(P),"TPZL1 (DS2-D0)")
5.0990 LOCMPARE FROM 50NS FOR 300NS
5.1000 WICMPARE FROM 50NS FOR 300NS
5.1010 LOOP 5.105 I=1,A
5.1020 SETUP TO MEASURE TIME ON SP13+ TO DOUTS(I)- AT 50NS, TRIGGER 2
5.1030 MOVE FROM REGISTER (50,51) TO INS
5.1040 VALUE(P,I)=TIME
5.1050 INSET TO MEASURE TIME ON SP13 TO DOUTS(I)
5.1060
5.1070 * TESTS FOR TPLZ1
5.1080
5.1090 P=17
5.1100 NUM(P)=8
5.1110 MIN(P)=0NS
5.1120 MAX(P)=50NS
5.1130 ST(P)=1+(P-1)*16
5.1140 SP(P)=P*16
5.1150 SCOM(PNAM,ST(P),SP(P),"TPLZ1 (DS2-D0)")
5.1160 LOCMPARE FROM 50NS FOR 300NS
5.1170 WICMPARE FROM 50NS FOR 300NS
5.1180 LOOP 5.122 I=1,A
5.1190 SETUP TO MEASURE TIME ON SP13- TO DOUTS(I)+ AT 50NS, TRIGGER 2
5.1200 MOVE FROM REGISTER (50,51) TO INS
5.1210 VALUE(P,I)=TIME
5.1220 UNSET TO MEASURE TIME ON SP13 TO DOUTS(I)
5.1230
5.1240 * TESTS FOR TPZH1
5.1250

```

5.1260 P=14
5.1270 NUM(P)=R
5.1280 MIN(P)=ONS
5.1290 MAX(P)=50NS
5.1300 ST(P)=1+(P-1)*16
5.1310 SP(P)=P*16
5.1320 SCOM(PNAM,ST(P),SP(P),"TPZH1 (DS1-D0)")
5.1330 HICORIVE=4.5V ON SPI3
5.1340 FORCE SPI WITH PATTERN,RZ
5.1350 FORCE SPI3 WITH PATTERN,RZ,INVERT
5.1360 LOCOMPARE=2.6V ON OUTS
5.1370 HICOMPARE=2.6V ON OUTS
5.1380 LOCOMPARE FROM 50NS FOR 300NS
5.1390 HICOMPARE FROM 50NS FOR 300NS
5.1400 LOOP 5.144 I=1,R
5.1410 SETUP TO MEASURE TIME ON SPI- TO DOUTS(I)+ AT 50NS,TRIGGER 2
5.1420 MOVE FROM REGISTER (51,52) TO INS
5.1430 VALUE(P,I)=TIME
5.1440 UNSET TO MEASURE TIME ON SPI TO DOUTS(I)
5.1450

TESTS FOR TPZH1

5.1460 *
5.1470
5.1480
5.1490 P=14
5.1500 NUM(P)=R
5.1510 MIN(P)=ONS
5.1520 MAX(P)=150NS
5.1530 ST(P)=1+(P-1)*16
5.1540 SP(P)=P*16
5.1550 SCOM(PNAM,ST(P),SP(P),"TPZH1 (DS1-D0)")
5.1560 LOCOMPARE FROM 50NS FOR 300NS
5.1570 HICOMPARE FROM 50NS FOR 300NS
5.1580 LOOP 5.161 I=1,R
5.1590 SETUP TO MEASURE TIME ON SPI+ TO DOUTS(I)- AT 150NS,TRIGGER 2
5.1600 MOVE FROM REGISTER (51,52) TO INS
5.1610 VALUE(P,I)=TIME
5.1620 UNSET TO MEASURE TIME ON SPI TO DOUTS(I)
5.1630 *
5.1640

TESTS FOR TPZH1


```

5.1650 P=15
5.1660 NUM(P)=A
5.1670 MIN(P)=0NS
5.1680 MAX(P)=50NS
5.1690 ST(P)=1+(P-1)*16
5.1700 SP(P)=P*16
5.1710 SCNN(PNAM,ST(P),SP(P),"TPZH1 (DS2-DD0)")
5.1720 HDRIVE=3.0V ON SPI3
5.1730 FORCE SPI3 WITH PATTERN1RZ, INVERT
5.1740 LCOMPARE FROM 50NS FOR 300NS
5.1750 HCOMPARE FROM 50NS FOR 300NS
5.1760 LOOP 5.1A I=1,A
5.1770 SETUP TO MEASURE TIME ON SPI3+ TO DOUTS(I)+ AT 50NS, TRIGGER 2
5.1780 MOVE FROM REGISTER (52,53) TO INS
5.1790 VALUE(P,I)=TIME
5.1800 UNSET TO MEASURE TIME ON SPI3 TO DOUTS(I)
5.1810
5.1820 * TESTS FOR TPHZ1
5.1830
5.1840 P=19
5.1850 NUM(P)=A
5.1860 MIN(P)=0NS
5.1870 MAX(P)=150NS
5.1880 ST(P)=1+(P-1)*16
5.1890 SP(P)=P*16
5.1900 SCNN(PNAM,ST(P),SP(P),"TPHZ1 (DS2-DD0)")
5.1910 LCOMPARE FROM 50NS FOR 300NS
5.1920 HCOMPARE FROM 50NS FOR 300NS
5.1930 LOOP 5.197 I=1,A
5.1940 SETUP TO MEASURE TIME ON SPI3- TO DOUTS(I)- AT 150NS, TRIGGER 2
5.1950 MOVE FROM REGISTER (52,53) TO INS
5.1960 VALUE(P,I)=TIME
5.1970 UNSET TO MEASURE TIME ON SPI3 TO DOUTS(I)
5.1980
5.0001 DV87
5.0010 DISCONNECT OUTPUT FROM LOAD1 ON OUTS
5.0100 DISCONNECT INPUT FROM DRIVER ON INS
5.0200 DV96
5.0300

```

```

50.0400 * THE FOLLOWING IS USED TO SORT PASSED/FAILED TESTS
50.0500
50.0600
50.0700
50.0800
50.0900
50.1000
50.1100
50.1200
50.1300
50.1400
50.1500
50.1600
50.1700
50.1800
50.1900
50.2000
50.2100
50.2200
50.2300
50.2400
50.2500
50.2600
50.2700
50.2800
50.2900
50.3000
50.3100
50.3200
50.3300
50.3400
50.3402
50.3404
50.3406
50.3408
50.3410
50.3412
50.3414
50.3416

TOT=0
FA=0
LOOP 50.12 I=1,NP
NLESS(I)=0
NPASS(I)=0
NGRE(I)=0
LOOP 50.22 P=1,NP
LOOP 50.21 I=1,NUM(P)
IF (MIN(P)<VALUE(P,I)<MAX(P)) 50.16,50.2,50.18
NLESS(P)=NLESS(P)+1
GOTO 50.21
NGRE(P)=NGRE(P)+1
GOTO 50.21
NPASS(P)=NPASS(P)+1
CONTINUE
CONTINUE

PRINT <4> CR,CR,CR," COMPILED PARAMETRIC TEST RESULTS",CR,CR,CR
PRINT <4> " PARAMETER #MEASURED #PASSED #<MIN #>MAX"
PRINT <4> CR,CR
LOOP 50.32 P=1,NP
PRINT <4> P:12
STRINGO(4,P,NAME,ST(P),SP(P))
PRINT <4> NUM(P):1," ",NPASS(P):1,NLESS(P):1,NGRE(P):1,CR
TOT=TOT+NUM(P)
FA=FA+NLESS(P)+NGRE(P)
PRINT <4> CR," TOTAL NUMBER OF PARAMETRIC FAILURES = ",FA:I,CR
PRINT <4> " TOTAL NUMBER OF PARAMETRIC TESTS = ",TOT:I,CR
PRINT <4> CR,CR,CR,"SUMMARY OF ALL TEST RESULTS",CR,CR
PRINT <4> "*****",CR
9=0
IF (4 EQ 0) 50.3416
PRINT <4> "X FAILED ",A:I," OUT OF 73 FUNCTIONAL TESTS **",CR
9=1
GOTO 50.3418
PRINT <4> "X PASSED FUNCTIONAL TESTS **",CR

```


THIS PAGE IS BEST QUALITY PRACTICABLE
FROM COPY FURNISHED TO DDG

```

50.3418 IF (Y EQ 0) 50.3426
50.3420 PRINT <4> "*" FAILED OUTPUT LEAKAGE CURRENT TESTS "*" CR
50.3422 S=1
50.3424 GOTO 50.3428
50.3426 PRINT <4> "*" PASSED OUTPUT LEAKAGE CURRENT TESTS "*" CR
50.3428 IF (FA EQ 0) 50.3436
50.3430 PRINT <4> "*" FAILED PROPAGATION DELAY TIME TESTS "*" CR
50.3432 S=1
50.3434 GOTO 50.3438
50.3436 PRINT <4> "*" PASSED ALL PROPAGATION DELAY TIME TESTS "*" CR
50.3438 PRINT <4> "*****" CR
50.3440 IF (S EQ 0) 50.3446
50.3442 DISPLAY 00,FAIL
50.3444 GOTO 50.35
50.3446 DISPLAY 00,PASS
50.3500 PRINT <3> CR,CR," IF YOU DESIRE A PRINTOUT OF SPECIFIC DATA",CR
50.3600 PRINT <3> " TYPE ITS PARAMETER NUMBER DEFINED IN THE TEST PROGRAM,"
50.3700 PRINT <3> CR,"OR IF DATA ON ALL PARAMETERS IS DESIRED TYPE 99,"
50.3800 PRINT <3> " OTHERWISE TYPE 0 "
50.3900 ACCEPT P
50.4000 IF (P EQ 0) 50.45
50.4100 IF (P GT NP) 50.57
50.4200 PC=(NLESS(P)+NGRE(P))*100/(NLESS(P)+NGRE(P)+NPASS(P))
50.4300 PRINT <5> CR,CR,CR," DATA ON "
50.4400 STRINGO(5,PNAME,ST(P),SP(P))
50.4500 PRINT <5> CR
50.4600 PRINT <5> " PER CENT OF READINGS WHICH FAIL THIS PARAMETER = ",PC,CR
50.4700 PRINT <5> " LIMITS FOR THIS PARAMETER ARE: MIN=",MIN(P), "MAX=",MAX(P),CR,CR
50.4800 PRINT <5> " ACTUAL READINGS ON THIS PARAMETER ARE : ",CR,CR
50.4900 LOOP 50.54 I=1,NUM(P)
50.5000 PRINT <5> VALUE(P,I)
50.5100 J=INT(I/5)*5
50.5200 IF (J LT I) 50.54
50.5300 PRINT <5> CR
50.5400 CONTINUE
50.5500 PRINT <3> CR,CR,CR," IF YOU DESIRE A PRINTOUT OF ANOTHER SET OF DATA ",CR
50.5600 GOTO 50.36
50.5700 PRINT <5> CR,CR," PARAMETER : LIMITS ",CR,"DATA "
50.5800 LOOP 50.64 I=1,NP

```

THIS PAGE IS BEST QUALITY PRACTICABLE
FROM COPY FURNISHED TO DDG

```

50.5900 PRINT <5> CR,CR
50.6000 STNGN(S,PNA4,ST(I),SP(I))
50.6100 PRINT <5> " : ",MIN(I),MAX(I),CR
50.6200 LOOP 50.63 J=1,NUM(I)
50.6300 PRINT <5> VALUE(I,J)
50.6400 CONTINUE
50.6500 PRINT <3> C4,CR,CR," TEST IS COMPLETED",CR
50.6600 STOP

60.0100 *      SORT FAILING FUNCTIONAL TESTS
60.0200 *
60.0300 SREAD (UITS,1,9,5,73,HER,2)
60.0400 PREFSET PIN(1) = 4,6,8,10,15,17,19,21,23
60.0500 A=1
60.0600 LOOP 60.17 J=1,73
60.0700 S=0
60.0800 LOOP 60.12 I=1,9
60.0900 IF (NOT GETBIT(HER,1,I,J)) 60.12
60.1000 S=S+1
60.1100 FF(A,S)=I
60.1200 CONTINUE
60.1300 IF (S EQ 0) 60.17
60.1400 C(A)=J
60.1500 D(A)=S
60.1600 A=A+1
60.1700 CONTINUE
60.1800 A=A-1
60.1900
60.1950 PRINT <5> CR,CR
60.2000 PRINT <5> "FAILED ",A:I," OUT OF 73 FUNCTIONAL TESTS",CR,CR
60.2100 PRINT <5> "THE FOLLOWING FUNCTIONAL TESTS FAILED ",CR
60.2200 PRINT <5> "VECTOR NUMBER : FAILING PINS",CR
60.2300 LOOP 60.27 J=1,A
60.2400 PRINT <5> CR,C(J):I," : "
60.2500 LOOP 60.26 I=1,D(J)
60.2600 PRINT <5> PIN(FF(J,I)):I3
60.2700 CONTINUE
60.2800 GO TO 3.37

```


DATE 06-FEB-78 TIME 20:48 PATTERN FILE P8212.PAT:WCT

1 0 0
TO 1 2
22 1234567890 1234567890 12

0.0001 *
0.0002 * THE FOLLOWING ARE THE DEVICE PIN NUMBERS
0.0003 *
0.0004 *1 11 1122 11112 2
0.0005 *42131 35796802 46805791 3

0.0006 *
0.0007 *THE FOLLOWING ARE THE DEVICE PIN NAMES
0.0008 *
0.0009 *- - -
0.0010 *C DDS DDDDDDDDD DDDDDDDDD I

0.0011 *LMSST IIIIIIII ODDDDDDDD N
0.0012 *RD128 12345679 1234567A 1
0.0013 *

1.0000 0100000000 000LLLLLLL LH
2.0000 0101000000 000LLLLLLL LL

3.0000 0001000000 000LLLLLLL LL
4.0000 1001000000 000LLLLLLL LL
5.0000 1101000000 000LLLLLLL LL
6.0000 1100000000 000LLLLLLL LH
7.0000 1100011111 111LLLLLLL LH

8.0000 1101011111 111HHHHHHH HL
9.0000 1100011111 111HHHHHHH HH
10.0000 1101011111 111HHHHHHH HL
11.0000 0101011111 111HHHHHHH HL
12.0000 0001011111 111LLLLLLL LL

13.0000 0001111111 111HHHHHHH HL
14.0000 0001100000 000LLLLLLL LL
15.0000 0001111111 111HHHHHHH HL
16.0000 1001111111 111HHHHHHH HL
17.0000 1001011111 111HHHHHHH HL

18.0000 1001000000 000HHHHHHH HL
19.0000 1001100000 000LLLLLLL LL
20.0000 1001111111 111HHHHHHH HL
21.0000 1001011111 111HHHHHHH HL
22.0000 1001000000 000HHHHHHH HL

23.0000 0001000000 000LLLLLLL LL
24.0000 0101000000 000LLLLLLL LL
25.0000 0111000000 000LLLLLLL LH
26.0000 1111000000 000LLLLLLL LH
27.0000 1111111111 111LLLLLLL LH

28.0000 1111000000 000LLLLLLL LL
29.0000 0111000000 000LLLLLLL LH

THIS PAGE IS BEST QUALITY PRACTICABLE
FROM COPY FURNISHED TO DDC

DATE 06-FEB-78

TIME 20:48

PATTERN FILE

P0212.PAT:WCT

1	0	0
TO	1	2
22	1234567890	1234567890 12
30.0000	0111011111	111LLLLLLL LM
31.0000	0101011111	111HHHHHHH HL
32.0000	1101011111	111HHHHHHH HL
33.0000	1101111111	111HHHHHHH HL
34.0000	1100111111	111HHHHHHH HH
35.0000	1100011111	111HHHHHHH HL
36.0000	1100111111	111HHHHHHH HL
37.0000	0100111111	111LLLLLLL LM
38.0000	1100111111	111LLLLLLL LM
39.0000	1100011111	111LLLLLLL LL
40.0000	1100111111	111LLLLLLL LL
41.0000	1100011111	111LLLLLLL LL
42.0000	1101011111	111HHHHHHH HL
43.0000	1100011111	111HHHHHHH HH
44.0000	1101011111	111HHHHHHH HL
45.0000	1101000000	000LLLLLLL LL
46.0000	0101000000	000LLLLLLL LL
47.0000	1101000000	000LLLLLLL LL
48.0000	1001000000	000LLLLLLL LL
49.0000	0001000000	000LLLLLLL LL
50.0000	1001011111	111LLLLLLL LL
51.0000	0001011111	111LLLLLLL LL
52.0000	0001000000	000LLLLLLL LL
53.0000	1101011111	111HHHHHHH HL
54.0000	1001011111	111HHHHHHH HL
55.0000	1001000000	000HHHHHHH HL
56.0000	1001011111	111HHHHHHH HL
57.0000	1101010000	000HLLLLLL LL
58.0000	1101001000	000LHLLLLL LL
59.0000	1101000100	000LLHLLLL LL
60.0000	1101000010	000LLLHLLL LL
61.0000	1101000001	000LLLLHLL LL
62.0000	1101000000	100LLLLLHL LL
63.0000	1101000000	010LLLLLHL LL
64.0000	1101000000	001LLLLLLL HL
65.0000	1101100000	000LLLLLLL LL
66.0000	1100100000	000LLLLLLL LM
67.0000	1000100000	0001111111 LM
68.0000	1000111111	1111111111 LM
69.0000	1100111111	111HHHHHHH HH
70.0000	0000111111	1111111111 LM
71.0000	0000011111	1111111111 LM

THIS PAGE IS BEST QUALITY PRACTICABLE
FROM COPY FURNISHED TO DDG

DATE 06-FEB-78

TIME 20:48

PATTERN FILE

P8212.PAT:WCT

1 0 0
 TO 1 2
 22 1234567890 1234567890 12

72.0000 1000011111 1111111111 1H

73.0000 0000011111 1111111111 1H

73.0001 *

73.0002 * THE FIRST FOUR VECTORS ARE REPEATED SO ALL ERRORS

73.0003 * WITH NO ERRORS DETECTED ON GOOD DEVICES.

73.0004 *

74.0000 0100000000 000LLLLLLL LH

75.0000 0101000000 000LLLLLLL LL

76.0000 0001000000 000LLLLLLL LL

77.0000 1001000000 000LLLLLLL LL

77.0001 * THE FOLLOWING VECTORS ARE FOR TIMING TESTS

77.0002 *

77.0003 * VECTORS FOR TPHL1 AND TPLM1

77.0004 *

78.0000 1101010000 0000000000 00

79.0000 1101001000 0000000000 00

80.0000 1101000100 0000000000 00

81.0000 1101000010 0000000000 00

82.0000 1101000001 0000000000 00

83.0000 1101000000 1000000000 00

84.0000 1101000000 0100000000 00

85.0000 1101000000 0010000000 00

85.0001 *

85.0002 * VECTORS FOR TPHL2 AND TPLM2

85.0003 *

86.0000 1001100000 0000000000 00

87.0000 1001110000 0000000000 00

88.0000 1001101000 0000000000 00

89.0000 1001100100 0000000000 00

90.0000 1001100010 0000000000 00

91.0000 1001100001 0000000000 00

92.0000 1001100000 1000000000 00

93.0000 1001100000 0100000000 00

94.0000 1001100000 0010000000 00

95.0000 1001100000 0000000000 00

95.0001 *

95.0002 * VECTORS FOR TPHL3 AND TPLM3

95.0003 *

96.0000 1001100000 0000000000 00

97.0000 1011100000 0000000000 00

97.0001 *

97.0002 * VECTORS FOR TPHL4 AND TPLM4

DATE 06-FFR-78

TIME 20:48

PATTERN FILE

P8212.PAT:WCT

1 0 0
TO 1 2
22 1234567890 1234567890 12

97.0003 *
98.0000 1111000000 0000000000 00
99.0000 1111010000 0000000000 00
100.0000 1111001000 0000000000 00
101.0000 1111000100 0000000000 00

102.0000 1111000010 0000000000 00
103.0000 1111000001 0000000000 00
104.0000 1111000000 1000000000 00
105.0000 1111000000 0100000000 00
106.0000 1111000000 0010000000 00

107.0000 1111000000 0000000000 00
107.0001 *
108.0000 1101000000 0000000000 00
109.0000 1101010000 0000000000 00
110.0000 1101001000 0000000000 00

111.0000 1101000100 0000000000 00
112.0000 1101000010 0000000000 00
113.0000 1101000001 0000000000 00
114.0000 1101000000 1000000000 00
115.0000 1101000000 0100000000 00

116.0000 1101000000 0010000000 00
117.0000 1101000000 0000000000 00
117.0001 *
117.0002 * VECTORS FOR TPHL5
117.0003 *

118.0000 1101110000 0000000000 00
119.0000 1101101000 0000000000 00
120.0000 1101100100 0000000000 00
121.0000 1101100010 0000000000 00
122.0000 1101100001 0000000000 00

123.0000 1101100000 1000000000 00
124.0000 1101100000 0100000000 00
125.0000 1101100000 0010000000 00

125.0001 *
125.0002 * VECTORS FOR TPZL1 AND TPZL1

125.0003 *
126.0000 1010100000 0000000000 00
127.0000 1001100000 0000000000 00
127.0001 *
127.0002 * VECTORS FOR TPZH1 AND TPZH1

127.0003 *
128.0000 1010111111 1110000000 00

THIS PAGE IS BEST QUALITY PRACTICABLE
FROM COPY FURNISHED TO DDG

DATE 06-FEB-78

TIME 20:48

PATTERN FILE

PR212.PAT:WCT

1

TO

0

1

0

2

22 1234567890 1234567890 12

129.0000 1001111111 1110000000 00

THIS PAGE IS BEST QUALITY PRACTICABLE
FROM COPY FURNISHED TO DDC

DK01A212.PIN:WCT

DATE: 06-FEB-78

TIME: 20:50:49

LINE NUMBER	SECTOR NUMBER	PIN NAME	OUT PIN OR COMMENT
1.0000	1WAI0	SP1	
2.0000	5WAI0	SP2	
3.0000	9WAI0	SP3	
4.0000	13WAI0	SP4	
5.0000	17WAI0	SP5	
6.0000	21WAI0	SP6	
7.0000	25WAI0	SP7	
8.0000	29WAI0	SP8	
9.0000	33WAI0	SP9	
10.0000	37WAI0	SP10	
11.0000	41WAI0	SP11	
12.0000	45WAI0	SP12	
13.0000	49WAI0	SP13	
14.0000	53WAI0	SP14	
15.0000	57WAI0	SP15	
16.0000	61WAI0	SP16	
17.0000	2XAI0	SP17	
18.0000	6XAI0	SP18	
19.0000	10XAI0	SP19	
20.0000	14XAI0	SP20	
21.0000	18XAI0	SP21	
22.0000	22XAI0	SP22	
23.0000	26XAI0	SP23	
24.0000	30XAI0	SP24	

THIS PAGE IS BEST QUALITY PRACTICABLE
FROM COPY FURNISHED TO DDG

SOCKET CARD S/N 2010 WIRING LIST

DUT PIN	To	I/O PIN	SOCKET CARD I/O JUMPERS	
1		1	1 W I	1 W O
2		5	2 X I	2 X O
3		9	5 W I	5 W O
4		13	6 X I	6 X O
5		17	9 W I	9 W O
6		21	10 X I	10 X O
7		25	13 W I	13 W O
8		29	14 X I	14 X O
9		33	17 W I	17 W O
10		37	18 X I	18 X O
11		41	21 W I	21 W O
12		45	22 X I	22 X O
13		49	25 W I	25 W O
14		53	26 X I	26 X O
15		57	29 W I	29 W O
16		61	30 X I	30 X O
17		2	33 W I	33 W O
18		6	37 W I	37 W O
19		10	40 Z I	40 Z O
20		14	41 W I	41 W O
21		18	45 W I	45 W O
22		22	49 W I	49 W O
23		26	52 Z I	52 Z O
24		30	53 W I	53 W O
			57 W I	57 W O
			61 W I	61 W O

UNDER SOCKET CONNECTOR WIRING

C A 7 TO D U T 24

C A 8 D U T 24

C A 9 RING gnd

C A 10 RING gnd

C B 25 RING gnd

C B 25 TO C A 13

C A 13 C A 14

C A 11 C A 12

* D U T 6 RING gnd

* D U T 18 RING gnd

*2915 and 2916 devices only

APPENDIX C

TEST PROGRAM AND DATA FOR THE
TEKTRONIX 3260
FOR THE 2918

THIS PAGE IS BEST QUALITY PRACTICABLE
FROM COPY FURNISHED TO DDG

P291A.EDT:WCT
DATE 07-FFH-7A TIME 10:49 DISK NAME: ETEC-12
PAGE 1 OF 3

1.0000 * THIS TEST IS FOR THE 291A DEVICE
1.0100 * WRITTEN BY W.C.TAYLOR
1.1000 * PAP TABLE USED WITH THIS PROGRAM IS P291A.PIV:WCT
1.2000 * TEST PATTERN FILE USED WITH THIS PROGRAM IS P291A.PAT:WCT
1.2100 * SOCKET CARD IS S/N 2012
1.3000 *
1.4000 * PART 2 CONTAINS PINLISTS AND ARRAYS
1.5000 * PART 3 CONTAINS FUNCTIONAL TESTS AND HIGH IMPEDANCE OUTPUT TESTS
1.6000 * PART 50 CONTAINS PASS/FAIL SORT ROUTINE, OUTPUT ROUTINE

2.0000 PINLIST INS=SP1,SP4,SP12,SP15,SP7,SP9
2.0100 PINLIST QOUTS=SP2,SP5,SP11,SP14
2.0110 PINLIST DNG=SP3,SP6
2.0120 PINLIST CAT=SP10,SP13
2.0200 PINLIST YOUTS=SP3,SP6,SP10,SP13
2.0300 PINLIST QOUTS,YOUTS
2.2000 PINLIST ALL=INS,SP2,SP3,SP5,SP6,SP11,SP10,SP14,SP13
2.3000 PINLIST GND=SP8
2.4000 PINLIST VCC=SP16
2.4100
2.4200
2.4210
2.4300
2.4410
2.4420
2.4430
2.4440
2.4450
2.4460
2.4470
2.4480
2.5000
2.6000
2.7000
2.8000
2.9000

ARRAY I1H(2),I1H1(2),I1H2(2),I1H3(2)
IAARRAY OUTSOL(11)
OUTSOL(1)=3
OUTSOL(2)=10
OUTSOL(3)=3
OUTSOL(4)=10
OUTSOL(5)=6
OUTSOL(7)=13
OUTSOL(9)=6
OUTSOL(11)=13

SUBROUTINE EVS6(0),DVS6(0) :MC3
FUNCTION MVS6(V), IVS6(0) :MC3
SUBROUTINE CRDATE(V),CRTIME(V):TIME
FUNCTION GETAIT(I,V,V,V):BARAY


```

2.9010 SUBROUTINE RARRAY(I,V,V,V,V):RARRAY
2.9020 SUBROUTINE SREAD(P,V,V,V,V,V,I,V):SREAD
2.9030 IARRAY DER(70),PIN(9),C(40),D(40)
2.9031 ARRAY FF(40,9),V(40)
2.9040 RARRAY(RFR,2,8,36)
2.9050
2.9060
2.9070 * LABEL DATE AND TIME DATA IS TAKEN
2.9080
2.9090
2.9091 PRINT <4> ERASE
2.9100 PRINT <4> CR,"DATE: "
2.9110 CRDATE(4)
2.9120 PRINT <4> CR,"TIME: "
2.9130 CRTIME(4)
2.9140 PRINT <4> CR,"THIS TEST IS FOR THE 291A DEVICE",CR

3.0000 INITIALIZE
3.0100 VS6=5V AT 1204A
3.0200 FVSA
3.0300 X=VS6(10)
3.0400 V=IVSA
3.0500 IF(104A<1204A) 3.10,3.10,3.06
3.0600 PRINT"DEVICE DRAWS MORE THAN 1204A OF CURRENT",CR
3.0700 PRINT CR,CR,"CHECK TO ENSURE DEVICE IS INSTALLED CORRECTLY",CR
3.0800 DVS6
3.0900 STOP
3.1000 IF(4.75V<X<5.25V) 3.11,3.17,3.14
3.1100 PRINT"SUPPLY VOLTAGE IS <4.75V",CR
3.1200 DVS6
3.1300 STOP
3.1400 PRINT"SUPPLY VOLTAGE IS >5.25V",CR
3.1500 DVS6
3.1600 STOP
3.1700 CONTINUE
3.1800 CYCLE=500NS
3.1900 HICOMPARE=200NS FOR 100NS
3.2000 LOCMPARE=200NS FOR 100NS
3.2100 CONNECT INPUT TO DRIVER ON INS

```

THIS PAGE IS BEST QUALITY PRACTICABLE
FROM COPY FURNISHED TO DDC

3.2200	CONNECT OUTPUT TO COMPARTOR ON OUTS
3.2300	HICOMPARE=2.5V ON QOUTS
3.2400	HICOMPARE=2.4V ON YOUTS
3.2500	LOCOMPARE=0.5V ON OUTS
3.2600	HIDRIVE=2.0V ON INS
3.2700	LODRIVE=0.4V ON INS
3.2800	LOAD DISK P291A TO ALL WITH FI,CM
3.2900	FORCE INS WITH PATTERN
3.3000	COMPARE OUTS WITH PATTERN
3.3010	MASK OUTS WITH PATTERN
3.3100	MOVE REGISTER (1,35) TO ALL WITH FI,CM AND SAVE ERRORS
3.3200	XERROR
3.3400	IF (NOT X) 3.37
3.3600	GOTO 50.00
3.3700	PRINT CR,CK,"PASSED FUNCTIONAL TESTS",CR
3.3701	LOAD DISK P291A TO ALL WITH FI,CM
3.3702	DISCONNECT OUTPUT FROM COMPARTOR ON OUTS
3.3710	FORCE INS WITH PATTERN
3.3720	MOVE REGISTER (1,29) TO ALL WITH FI,CM
3.3730	LOOP 3.3A5 J=1,2
3.3750	SETUP TO MEASURE CURRENT ON DOG (J) FROM VS3=0.4V AT 100UA
3.3760	IIM(J)=CURRENT
3.3770	UNSET TO MEASURE CURRENT ON DOG (J) FROM VS3
3.3800	SETUP TO MEASURE CURRENT ON CAT (J) FROM VS3=2.4V AT 100UA
3.3810	WAIT 1S
3.3820	IIM(J)=CURRENT
3.3830	UNSET TO MEASURE CURRENT ON CAT (J) FROM VS3
3.3850	CONTINUE
3.3860	FORCE INS WITH PATTERN
3.3870	MOVE REGISTER (1,31) TO ALL WITH FI,CM
3.3880	LOOP 3.400 J=1,2
3.3900	SETUP TO MEASURE CURRENT ON DOG (J) FROM VS3=2.4V AT 100UA
3.3910	IIM(J)=CURRENT
3.3920	UNSET TO MEASURE CURRENT ON DOG (J) FROM VS3
3.3950	SETUP TO MEASURE CURRENT ON CAT (J) FROM VS3=0.4V AT 100UA
3.3960	WAIT 1S
3.3970	IIM(J)=CURRENT
3.3980	UNSET TO MEASURE CURRENT ON CAT (J) FROM VS3
3.4000	CONTINUE


```

3.4010 LOOP 3.414 J=1,2
3.4020 IF(-50UA<IIM(J)<50UA) 3.404
3.4030 PRINT "FAILED" OUTPUT CURRENT ON PINE ",OUTSOL(J*(J+1)-1),IIM(J):F3,"A",CR
3.4031 GOTO 3.8
3.4040 PRINT CR,CR, "PASSED" OUTPUT CURRENT ON PINE ",OUTSOL(J*(J+1)-1),IIM(J):F3,"A",CR
3.4050 IF(-50UA<IIM(J)<50UA) 3.407
3.4060 PRINT "FAILED" OUTPUT CURRENT ON PINE ",OUTSOL(J*(J+2)-1),IIM(J):F3,"A",CR
3.4061 GOTO 3.8
3.4070 PRINT "PASSED" OUTPUT CURRENT ON PINE ",OUTSOL(J*(J+2)-1),IIM(J):F3,"A",CR
3.4080 IF(-50UA<IIM2(J)<50UA) 3.410
3.4090 PRINT "FAILED" OUTPUT CURRENT ON PINE ",OUTSOL(J*(J+3)-1),IIM2(J):F3,"A",CR
3.4091 GOTO 3.8
3.4100 PRINT "PASSED" OUTPUT CURRENT ON PINE ",OUTSOL(J*(J+3)-1),IIM2(J):F3,"A",CR
3.4110 IF(-50UA<IIM3(J)<50UA) 3.413
3.4120 PRINT "FAILED" OUTPUT CURRENT ON PINE ",OUTSOL(J*(J+4)-1),IIM3(J):F3,"A",CR
3.4121 GOTO 3.8
3.4130 PRINT "PASSED" OUTPUT CURRENT ON PINE ",OUTSOL(J*(J+4)-1),IIM3(J):F3,"A",CR
3.4140 CONTINUE
3.4000 DISCONNECT INPUT FROM DRIVER ON INS
3.4100 DISCONNECT OUTPUT FROM COMPARTOR ON OUTS
3.4200 DVS6
3.4300 STOP

```

SORT FAILING FUNCTIONAL TESTS

```

50.0000 *
50.0100
50.0200 SPREAD (OUTS,0,0,5,31,RRR,2)
50.0300 PRESET PIN(1)=2,5,11,14,3,6,10,13
50.0400 A=1
50.0500 LOOP 50.15 J=1,31
50.0600 S=0
50.0650 LOOP 50.1 I=1,8
50.0700 IF (NOT GETBIT(RRR,1,I,J)) 50.1
50.0800 S=S+1
50.0900 FF(A,S)=I
50.1000 CONTINUE
50.1100 IF (S EQ 0) 50.15
50.1200 C(A)=J
50.1300 D(A)=S
50.1400 A=A+1
50.1500 CONTINUE
50.1600 A=A-1
50.1700
50.1800 PRINT <S> CR,CR, "FAILED ",A:I," OUT OF 31 FUNCTIONAL TESTS",CR
50.1900 PRINT <S> "THE FOLLOWING FUNCTIONAL TESTS FAILED ",CR
50.2000 PRINT <S> "VECTOR NUMBER : FAILING PINS",CR
50.2100 LOOP 50.25 J=1,A
50.2200 PRINT <S> CR,C(J):I," "
50.2300 LOOP 50.24 I=1,D(J)
50.2400 PRINT <S> PIN(FF(J,I)):I
50.2500 CONTINUE
50.3000 GOTO 3.3701

```


THIS PAGE IS BEST QUALITY PRACTICABLE
FROM COPY FURNISHED TO DDG

DATE 06-FEB-78 TIME 20:47 PATTERN FILE P291A.PAT:WCT

1 0
TO 1
14 1234567890 1234

0.0001 *
0.0002 *
0.0003 *
0.0004 * 11 1111
0.0005 *142579 23561043

0.0006 *
0.0007 *THE FOLLOWING ARE THE DEVICE PIN NAMES
0.0008 *
0.0009 *
0.0010 *

0.0011 * -
0.0012 *00000C 0Y0Y0Y0Y
0.0013 *0123EP 00112233
0.0014 *
0.0015 *

1.0000 0101011111 1111
2.0000 0101001111 1111
3.0000 010101LLHH LLHH
4.0000 010100LLHH LLHH
5.0000 010101LLHH LLHH

6.0000 101001LLHH LLHH
7.0000 101000LLHH LLHH
8.0000 101001HHLL HHLL
9.0000 101000HHLL HHLL
10.0000 101001HHLL HHLL

11.0000 010101HHLL HHLL
12.0000 101001HHLL HHLL
13.0000 010101HHLL HHLL
14.0000 010100HHLL HHLL
15.0000 101000HHLL HHLL

16.0000 010100HHLL HHLL
17.0000 010101LLHH LLHH
18.0000 101001LLHH LLHH
19.0000 010101LLHH LLHH
20.0000 010100LLHH LLHH

THIS PAGE IS BEST QUALITY PRACTICABLE
FROM COPY FURNISHED TO DDG

1 0
TO 1
14 1234567890 1234

21.0000	111100LLMH	LLMH
22.0000	000000LLMH	LLMH
23.0000	000001LLLL	LLLL
24.0000	110001LLLL	LLLL
25.0000	110000LLLL	LLLL
26.0000	110001HHMH	LLLL
27.0000	001101HHMH	LLLL
28.0000	001100HHMH	LLLL
29.0000	001110H1H1	L1L1
30.0000	001101LLLL	HHMH
31.0000	001111L1L1	H1H1
32.0000	0000000000	0000
33.0000	0000000000	0000
34.0000	0000000000	0000
35.0000	0000000000	0000

THIS PAGE IS BEST QUALITY PRACTICABLE
FROM COPY FURNISHED TO DDG

DK01P2918.PIN:WCT

DATE: 06-FEB-78

TIME: 20:50:31

LINE NUMBER	SECTOR NUMBER	PIN NAME	OUT PIN OR COMMENT
1.0000	1WAI0	SP1	D0
2.0000	5WAI0	SP2	Q0
3.0000	9WAI0	SP3	Y0
4.0000	13WAI0	SP4	D1
5.0000	17WAI0	SP5	Q1
6.0000	21WAI0	SP6	Y1
7.0000	25WAI0	SP7	OE BAR
8.0000	29WAI0	SP8	GND
9.0000	33WAI0	SP9	CLOCK CP
10.0000	37WAI0	SP10	Y2
11.0000	41WAI0	SP11	Q2
12.0000	45WAI0	SP12	D2
13.0000	49WAI0	SP13	Y3
14.0000	53WAI0	SP14	Q3
15.0000	57WAI0	SP15	D3
16.0000	61WAI0	SP16	VCC
17.0000	* THIS IS A PAP FOR 2918		

SOCKET CARD S/N 2012 WIRING LIST

DUT PIN to I/O PIN

1	1
2	5
3	9
4	13
5	17
6	21
7	25
8	29
9	33
10	37
11	41
12	45
13	49
14	53
15	57
16	61

SOCKET CARD I/O JUMPERS

	to	
1 WI		1 WO
5 WI		5 WO
9 WI		9 WO
13 WI		13 WO
17 WI		17 WO
21 WI		21 WO
25 WI		25 WO
29 WI		29 WO
33 WI		33 WO
37 WI		37 WO
41 WI		41 WO
45 WI		45 WO
49 WI		49 WO
53 WI		53 WO
54 WI		54 WO
57 WI		57 WO
58 WI		58 WO
61 WI		61 WO

UNDERSOCKET CONNECTOR TO DUT PIN AND GROUND

CA 7
CA 8
CA 9
CA 10
CB 25
DUT 8

DUT 16
DUT 16
Ring Gnd
Ring Gnd
Ring Gnd
Nearest Ring Gnd

APPENDIX D
TEST PROGRAMS AND DATA
FOR THE TEKTRONIX 3260
FOR THE 2915, 2916 AND 2917

i. Tektronix 3260 test for the 2915

**The following pages contain the test program, pattern file,
and pin assignment program for the 2915.**

040:P2915.FDI:WCT DATE: 22-FEB-78 TIME: 13:51:03 PAGE 1
2915 QUAD 3-STATE TRANSCEIVER WITH INTERFACE LOGIC
WRITTEN BY D.A. O'CONNOR 26/OCT/77
TEST PATTERN FILE NAME FOR THIS DEVICE IS P2915A.PAT:WCT
PIN ASSIGNMENT FILE NAME FOR THIS DEVICE IS P2915.PIN:WCT
TEST STATION SOCKET CARD # IS ETEC SN 2010

TABLE OF CONTENTS

PART	DESCRIPTION OF CONTENTS
1	DEVICE DISCRIPTION
2	PINLISTS, ARRAYS, AND CONSTANTS
3	FUNCTIONAL TESTS
4/5	OUTPUT HIGH IMPEDANCE TESTS
6	OUTPUT LEAKAGE TEST RESULTS
50	PASS/FAIL FUNCTIONAL TEST SORT ROUTINE
2.0100 *	PINLIST INDICATES TEST PIN #
2.0200 *	
2.0300 *	
2.0400	PINLIST EN = P1,P12,P11
2.0500	PINLIST AIN = P4,P8,P16,P20
2.0600	PINLIST RIN = P3,P9,P15,P21
2.0700	PINLIST AUS = P5,P7,P17,P19
2.0800	PINLIST REC = P2,P10,P14,P22
2.0900	PINLIST INS1 = P13,AIN,RIN,P23,EN
2.0910	PINLIST INS2 = P13,AIN,RIN,P23,EN,AUS
2.1000	PINLIST OUTS1 = AUS,RFC
2.1010	PINLIST OUTS2 = RFC
2.1100	PINLIST ALL = INS1,OUTS1

THIS PAGE IS BEST QUALITY PRACTICABLE
FROM COPY FURNISHED TO DDC

```

2.1300 SUBROUTINE EVS6(0),DVS6(0):MC3
2.1400 FUNCTION MVS6(V),IVS6(0):MC3
2.1500 SUBROUTINE CDATE(V),CRIME(V):TIME
2.1600 SUBROUTINE HARRAY(I,V,V,V):HARRAY
2.1700 SUBROUTINE SREAD(P,V,V,V,V,V,V):SREAD
2.1800 FUNCTION GETIT(I,V,V,V,V):HARRAY
2.1900 FUNCTION CHARI(V):SIRING
2.2000 IARRAY MER(86),PIN(10),C(70),D(70)
2.2100 ARRAY FF(70,10)
2.2200 HARRAY(MER,2,8,59)
2.2300 ARRAY VALUE(20,20),V(60)
2.2400 PRESET PIN(1)=5,7,17,19,2,10,14,22
2.2500
2.2600 LOOP 2.3 I=1,20
2.2700 LOOP 2.29 J=1,20
2.2800 VALUE(I,J)=0.0
2.2900 CONTINUE
2.3000 CONTINUE
2.3100 *
2.3200 *
2.3300 PRINT <S> ERASE
2.3400 PRINT <S> CR,"DATE: "
2.3410 CDATE(5)
2.3420 PRINT <S> CR,"TIME: "
2.3430 CRIME(5)
2.3440 PRINT <S> CR
2.3450 PRINT <S> CR,CR,"THIS TEST IS FOR THE 2915 DEVICE",CR,CR
2.3500 *
2.3600 *
2.3700 *
2.3800 *
2.3900 *
2.4000 VECT = 59

                SET NUMBER OF TEST VECTORS TO BE USED

*** POWERSUPPLY CHECK ***

INITIALIZE
3.0100 *
3.0200 *
3.0300 *
3.0400 *
3.0500 *

```



```

3.0800 VS6 = 5V AT 95MA
3.0900 EVS6
3.1000 X = MVS6(10)
3.1100 Y = IVS6
3.1200 IF(5MACY<95MA) 3.19,3.19,3.15
3.1300 PRINT <4> "DEVICE DRAWS LESS THAN 5MA OF CURRENT"
3.1400 GOTO 3.16
3.1500 PRINT <4> "DEVICE DRAWS MORE THAN 95MA OF CURRENT"
3.1600 PRINT <4> CR,CR,"CHECK TO ENSURE DEVICE IS INSTALLED CORRECTLY",CR
3.1700 GOTO 7.43
3.1800
3.1900 IF(4.75V<X<5.25V)3.2,3.26,3.23
3.2000 PRINT <4> "SUPPLY VOLTAGE IS <4.75V",CR
3.2100 GOTO 7.43
3.2200
3.2300 PRINT <4> "SUPPLY VOLTAGE IS > 5.25V",CR
3.2400 GOTO 7.43
3.2500
3.2600 CONTINUE
3.2700
3.2800 *** I / O SETUP ***
3.2900
3.3000 CYCLE = 500NS
3.3100 HICOMPARE = 200NS FOR 100NS
3.3200 LOCOMPARE = 200NS FOR 100NS
3.3300 CONNECT INPUT TO DRIVER ON INS1
3.3400 CONNECT OUTPUT TO COMPARETOR ON OUTS1
3.3500 HICOMPARE = 2.0V ON OUTS1
3.3600 LOCOMPARE = 0.4V ON OUTS1
3.3700 HIDRIVE = 2.0V ON INS1
3.3800 LODRIVE = 0.8V ON INS1
3.3900
3.4000 *** 2915 TEST PATTERN FILE ***
3.4100
3.4200 LOAD DISK P2915A TO ALL WITH FI,CM
3.4300
3.4400 FORCE INS1 WITH PATTERN
3.4500

```

```

3.4600 COMPARE OUTS1 WITH PATTERN
3.4700 MASK OUTS1 WITH PATTERN
3.4800
3.4900 *
3.5000 MOVE REGISTER (VECT) TO ALL WITH FI,CM AND SAVE ERRORS
3.5010 H = 55
3.5020 K = 0
3.5030 A = 1
3.5100 *
3.5200 X=ERROR
3.5300 IF (NOT X)3.74
3.5400 *
3.5500 PRINT <4> "FAILED FUNCTIONAL TEST ",CR
3.5600 GOTO 50.03
3.5700 PRINT <4> "DO YOU WANT TO CONTINUE?",CR
3.5800 ANSWER(1)
3.5900 IF (ANS EQ 89) 3.63
3.6000 IF (ANS EQ 79) 3.66
3.6100 PRINT <4> " PLEASE ANSWER YES OR NO.",CR
3.6200 GO TO 3.58
3.6300 GOTO 4.01
3.6301 CONTINUE
3.6320 DISCONNECT OUTPUT FROM COMPARTOR ON BUS
3.6321 FORCE P11 WITH ONE
3.6330 CONNECT INPUT TO DRIVER ON BUS
3.6370 HIORIVE = 2.0V ON BUS
3.6380 LOORIVE = 0.8V ON BUS
3.6390 LOAD DISK P2915A (60,67) TO ALL WITH FI,CM
3.6400 FORCE INS2 WITH PATTERN
3.6410 COMPARE OUTS2 WITH PATTERN
3.6420 MASK OUTS2 WITH PATTERN
3.6425 MASK BUS WITH ONE
3.6430 MOVE REGISTER (A) TO ALL WITH FI,CM AND SAVE ERRORS
3.6431 H = 4
3.6432 K = 59
3.6440 G=ERROR
3.6441 F = F+6
3.6450 IF (NOT G)3.A
3.6451 GOTO 50.01

```


D-7

THIS PAGE IS BEST QUALITY PRACTICABLE
FROM COPY FURNISHED TO DDG

4.2500	P=2	CALL	5.25
4.2700	P=11		
4.2750	CALL	5.42	
4.2800	Z=20		
4.2810	P=12		
4.2820	CALL	5.42	
4.2830	Z=23		
4.2900	P=3		
4.3000	CALL	5.25	
4.3100	Z=24		
4.3200	P=4		
4.3300	CALL	5.25	
4.3500	P=13		
4.3550	CALL	5.42	
4.3600	Z=51		
4.3700	P=5		
4.3800	CALL	5.25	
4.4000	P=14		
4.4050	CALL	5.42	
4.4100	Z=52		
4.4200	P=6		
4.4300	CALL	5.25	
4.4500	P=15		
4.4550	CALL	5.42	
4.4600	Z=54		
4.4700	P=7		
4.4800	CALL	5.25	
4.5000	P=16		
4.5050	CALL	5.42	
4.5100	Z=55		
4.5200	P=8		
4.5300	CALL	5.25	
4.5500	P=17		
4.5550	CALL	5.42	
4.5600	GOTO	6.06	
4.5700			


```

5.0100 *
5.0200 *
5.0300 *
5.0400 *
5.0500 *
5.0600 *
5.0700 *
5.0800 *
5.0900 *
5.1000 *
5.1100 *
5.1200 *
5.1300 *
5.1400 *
5.1500 *
5.1600 *
5.1700 *
5.1800 *
5.1900 *
5.2100 *
5.2200 *
5.2300 *
5.2400 *
5.2500 *
5.2600 *
5.2700 *
5.2800 *
5.2900 *
5.3000 *
5.3200 *
5.3300 *
5.3400 *
5.3600 *
5.3700 *
5.3800 *
5.3900 *
5.4000 *
5.4100 *
5.4200 *

*** OUTPUT LEAKAGE TEST ***

Z VALUE INDICATES VECTOR # OF PATTERN
ARRAY VALUE(A,H) WILL CONTAIN OUTPUT LEAKAGE DATA

FOR BUS OUTPUTS A = VECTOR #
BUS0>BUS3 LEAKAGE AT VOLTAGE
H = 1>4 AT 0.4V
H = 5>8 AT 2.4V
H = 9>12 AT 4.5V

FOR PEC OUTPUTS A = VECTOR # BEGINS AT 11
H0>H3 LEAKAGE AT VOLTAGE
H = 1>4 AT 0.4V

THE FOLLOWING PERFORMS OUTPUT LEAKAGE TESTS ON BUS OUTPUTS
V(P)=Z
MOVE REGISTER (Z) TO ALL WITH FI,CM
LOOP 5.39 I = 1,4

SETUP TO MEASURE CURRENT ON BUS(I) FROM VS4=4.5V AT 300UA
VALUE(P,I+4)=CURRENT
VS4=2.4V AT 100UA
VALUE(P,I+4)=CURRENT
VS4=0.4V AT -300UA
VALUE(P,I)=CURRENT
UNSET TO MEASURE CURRENT ON BUS(I) FROM VS4
RETURN

```

```

5.4300 * THE FOLLOWING PERFORMS OUTPUT LEAKAGE TESTS ON RFC OUTPUTS
5.4400
5.4500 V(P)=Z
5.4600 LOOP 5.54 I = 1,u
5.4700 *
5.4800 SETUP TO MEASURE CURRENT ON REC(I) FROM VS4=2.4V AT 400A
5.4900 VALUE(P,I+4)=CURRENT
5.5000 VS4=0.4V AT 200A
5.5100 *
5.5300 VALUE(P,I)=CURRENT
5.5400 UNSET TO MEASURE CURRENT ON REC(I) FROM VS4
5.5500 *
5.5600 RETURN

```

```

6.0100 * *** OUTPUT LEAKAGE RESULTS ***
6.0200 *
6.0300 *
6.0400 *

```

```

6.0600 PRINT <5> CR,CR,CR,CR,CR,CR,CR,CR," OUTPUT LEAKAGE CURRENT TEST RESULTS",CR,CR
6.0700 PRINT <5> "THIS OUTPUT RESULTS",CR,CR
6.0800 PRINT <5> " OUTPUT LIMITS ARE 200JA 500A 1000A " ,CR
6.0900 PRINT <5> "VECTOR # OUTPUT # V0=0.4V V0=2.4V V0=4.5V",CR
6.1000 PRINT <5> "-----"
6.1100 B=0
6.1200 LOOP 6.32 P=1,B
6.1300 PRINT <5> CR," ",V(P):I2
6.1400 LOOP 6.301 I=1,u
6.1500 PRINT <5> " ",(I-1):I1," ",VALUE(P,I)
6.1600 IF (-2000A<VALUE(P,I)<2000A) 6.19
6.1700 PRINT <5> " FAILED"
6.1800 B=1
6.1900 GOTO 6.2
6.2000 PRINT <5> " "
6.2100 PRINT <5> VALUE(P,I+4)
6.2200 IF (-500A<VALUE(P,I+4.01)<500A) 6.25
6.2300 PRINT <5> " FAILED"
6.2400 B=B+1
6.2500 GOTO 6.26
6.2600 PRINT <5> " "

```

THIS PAGE IS BEST QUALITY PRACTICABLE
FROM COPY FURNISHED TO DDG

THIS PAGE IS BEST QUALITY PRACTICABLE
FROM COPY FURNISHED TO DDG

```

6.2600 PRINT <5> VALUE(P,I+8)
6.2700 IF (-100US<VALUE(P,I+8)<100UA) 6.301
6.2800 PRINT <5> " FAILED"
6.2900 R=1
6.3010 PRINT <5> CR, " "
6.3200 CONTINUE
6.3300 R=0
6.3400 PRINT <5> CR,CR,CR,CR,CR,CR,"RECEIVER OUTPUT RESULTS",CR,CR
6.3500 PRINT <5> "OUTPUT LIMITS ARE 20UA " ,CR
6.3600 PRINT <5> "VECTOR # OUTPUT # V0=0.4V " ,CR
6.3700 PRINT <5> "-----" "-----"
6.3800 LOOP 6.53 P=11,17
6.3900 PRINT <5> CR,V(P):I2
6.4000 LOOP 6.52 I=1,4
6.4100 PRINT <5> " ",(I-1):I1," ",VALUE(P,I)
6.4200 IF (-20UA<VALUE(P,I)<20UA) 6.46
6.4300 PRINT <5> " FAILED"
6.4400 R=1
6.4500 GOTO 6.47
6.4600 PRINT <5> " "
6.4700 PRINT <5> " ",VALUE(P,I+4)
6.4800 IF (-20UA<VALUE(P,I+4)<20UA ) 6.52
6.4900 PRINT <5> " FAILED"
6.5000 R=1
6.5200 PRINT <5> CR, " "
6.5300 CONTINUE
6.5600 RETURN

7.0100 * *** TOTAL TEST RESULTS ***
7.0200 *
7.0300 *
7.0400 PRINT <5> CR,CR,CR," SUMMARY OF TEST RESULTS ",CR,CR
7.0500 *
7.0600 IF(0<R<1000) 7.07
7.0700 PRINT <5> "*****"*****"*****",CR
7.0800 PRINT <5> " " " "

```

```

7.0900 IF(X) 7.13
7.1000 PRINT <5> "*"
7.1100 PRINT <5> "*"
7.1200 GOTO 7.16
7.1300 PRINT <5> "*"
7.1400 PRINT <5> "*"
7.1500 PRINT <5> "*"
7.1600 IF(H) 7.2
7.1700 PRINT <5> "*"
7.1800 PRINT <5> "*"
7.1900 GOTO 7.23
7.2000 PRINT <5> "*"
7.2100 PRINT <5> "*"
7.2200 PRINT <5> "*"
7.2300 IF(R) 7.27
7.2400 PRINT <5> "*"
7.2500 PRINT <5> "*"
7.2600 GOTO 7.3
7.2700 PRINT <5> "*"
7.2800 PRINT <5> "*"
7.2900 PRINT <5> "*"
7.3000 PRINT <5> "*"
7.3100 PRINT <5> "*"
7.3110 STOP

PASSED FUNCTIONAL TESTS
**,"CR
**,"CR

FAILED FUNCTIONAL TESTS
**,"CR
**,"CR

PASSED OUTPUT LEAKAGE ON BUS OUTPUTS
**,"CR

FAILED OUTPUT LEAKAGE ON BUS OUTPUTS
**,"CR
**,"CR

PASSED OUTPUT LEAKAGE ON RECEIVER OUTPUTS
**,"CR
**,"CR

FAILED OUTPUT LEAKAGE ON RECEIVER OUTPUTS
**,"CR
**,"CR
**,"CR
*****"CR

SORT FAILING FUNCTIONAL TESTS
50.0100 *
50.0200 *
50.0210
50.0220
50.0300
50.0500
50.0600
50.0700
50.0800
50.0900
50.1000
50.1100

SREAD (OUTS2,0,0,5,M,BER,2)
GOTO 50.05
SREAD (OUTS1,0,0,5,M,BER,2)
LOOP 50.16 J=1,M
$=0
LOOP 50.11 I=1,8
IF (NOT GETHIT(BER,1,I,J)) 50.11
$=$+1
FF(A,$)=I
CONTINUE

```


THIS PAGE IS BEST QUALITY PRACTICABLE
FROM COPY FURNISHED TO DDG

```

50.1200 IF (S EQ 0) 50.16
50.1300 C(A)=J+K
50.1400 D(A)=S
50.1500 A=A+1
50.1600 CONTINUE
50.1610 IF (K EQ 0) 3.6301
50.1620 GOTO 3.9
50.1700 A=A-1
50.1800
50.1900 PRINT <S> "THE FOLLOWING FUNCTIONAL TESTS FAILED ",CR
50.2000 PRINT <S> "VECTON NUMBER : FAILING PINS",CR
50.2100 LOOP 50.25 J=1,A
50.2200 PRINT <S> CH,C(J):1," : "
50.2300 LOOP 50.24 I=1,D(J)
50.2400 PRINT <S> PIN(FF(J,I)):I2
50.2500 CONTINUE
50.2600 PRINT <S> CH,"FAILED ",A:I," OUT OF ",63:1," FUNCTIONAL TESTS",CR
50.2700 GOTO 3.57

```

THIS PAGE IS BEST QUALITY PRACTICABLE
FROM COPY FURNISHED TO DDG

DATE 22-FEB-78 TIME 13:18 PATTERN FILE P2915A,PAT:WCT

1 0 0
10 1 2
24 1 2345 6789 0 1 2 3 4567 8901 23 4

0.0001 * 2915 QUAD 3-STATE TRANSCEIVER
0.0002 * WITH INTERFACE LOGIC
0.0003 *
0.0004 *
0.0005 * THE FOLLOWING ARE THE DEVICE PIN NAMES

0.0006 *
0.0007 * 0 - HHHH GG
0.0008 * Q R - - UUUU NN V
0.0009 * AAAA HHHH C L O H SSSS RRRR DD C
0.0010 *S 0123 0123 P F F E 0123 0123 12 C

0.0011 *
0.0012 * THE FOLLOWING ARE THE DEVICE PIN NUMBERS

0.0013 *
0.0014 *1 12 12 2 1 1 11 112 1 2
0.0015 *3 4860 3951 3 1 2 1 5779 2042 68 4

1.0000 0 0000 1111 0 0 0 0 0000 0000 00 1
2.0000 0 0000 1111 1 0 0 0 HHHH LLLL 00 1
3.0000 0 0000 1111 0 0 0 0 HHHH LLLL 00 1
4.0000 0 0000 1111 1 0 0 0 HHHH LLLL 00 1
5.0000 0 1111 1111 1 0 0 0 HHHH LLLL 00 1

6.0000 0 1111 1111 0 0 0 0 HHHH LLLL 00 1
7.0000 0 0000 1111 0 0 0 0 HHHH LLLL 00 1
8.0000 0 1111 1111 0 0 0 0 HHHH LLLL 00 1
9.0000 0 1111 1111 0 1 0 0 HHHH LLLL 00 1
10.0000 0 1111 1111 0 1 0 1 1111 LLLL 00 1

11.0000 0 1111 1111 0 1 1 1 1111 1111 00 1
12.0000 0 1111 1111 0 1 0 0 HHHH LLLL 00 1
13.0000 0 1111 1111 1 1 0 0 LLLL LLLL 00 1
14.0000 0 1111 1111 1 0 0 0 LLLL HHHH 00 1
15.0000 1 1111 1111 1 0 0 0 LLLL HHHH 00 1

16.0000 1 1111 1111 0 0 0 0 LLLL HHHH 00 1
17.0000 1 1111 1111 1 0 0 0 LLLL HHHH 00 1
18.0000 1 1111 0000 1 0 0 0 LLLL HHHH 00 1
19.0000 1 1111 0000 0 0 0 0 LLLL HHHH 00 1
20.0000 1 1111 1111 0 0 1 0 LLLL 1111 00 1

21.0000 1 1111 0000 0 0 0 0 LLLL HHHH 00 1
22.0000 1 1111 0000 0 1 0 0 LLLL HHHH 00 1
23.0000 1 1111 0000 0 1 0 1 1111 HHHH 00 1
24.0000 1 1111 0000 0 1 1 1 1111 1111 00 1

THIS PAGE IS BEST QUALITY PRACTICABLE
FROM COPY FURNISHED TO DDC

1	TO	24	1	2345	6789	0	1	2	3	4567	8901	23	4
25.0000		1	1111	0000	0	1	0	0	0	LLLL	HHHH	00	1
26.0000		1	1111	0000	1	1	0	0	0	HHHH	HHHH	00	1
27.0000		0	0000	1111	0	1	0	0	0	HHHH	HHHH	00	1
28.0000		0	0000	1111	1	1	0	0	0	HHHH	HHHH	00	1
29.0000		0	0000	1111	0	0	0	0	0	HHHH	LLLL	00	1
29.5000		1	0000	1111	0	0	0	0	0	HHHH	LLLL	00	1
30.0000		1	0000	1111	0	1	0	0	0	HHHH	LLLL	00	1
31.0000		1	0000	1111	1	1	0	0	0	LLLL	LLLL	00	1
32.0000		0	1100	0011	0	0	0	0	0	LLLL	HHHH	00	1
33.0000		1	0100	1001	1	0	0	0	0	LLHH	HHLL	00	1
34.0000		0	0101	1010	0	0	0	0	0	LLHH	HHLL	00	1
35.0000		0	0101	1010	1	0	0	0	0	HLHL	LHLH	00	1
36.0000		0	0011	1100	0	0	0	0	0	HLHL	LHLH	00	1
37.0000		0	0011	1100	1	0	0	0	0	HHLL	LLHH	00	1
38.0000		1	0101	1010	0	0	0	0	0	HHLL	LLHH	00	1
39.0000		0	1010	0101	1	0	0	0	0	LHLH	HLHL	00	1
40.0000		1	0011	1100	0	0	0	0	0	LHLH	HLHL	00	1
41.0000		1	0011	1100	1	0	0	0	0	LLHH	HHLL	00	1
42.0000		1	1010	0101	0	0	0	0	0	LLHH	HHLL	00	1
43.0000		1	1010	0101	1	0	0	0	0	HLHL	LHLH	00	1
44.0000		1	1100	0011	0	0	0	0	0	HLHL	LHLH	00	1
45.0000		1	1100	0011	1	0	0	0	0	HHLL	LLHH	00	1
46.0000		1	0101	1010	0	0	0	0	0	HHLL	LLHH	00	1
47.0000		1	0101	1010	1	0	0	0	0	LHLH	HLHL	00	1
48.0000		1	1100	0011	0	1	0	0	0	LHLH	HLHL	00	1
49.0000		1	1100	0011	1	1	0	0	0	HHLL	HLHL	00	1
50.0000		1	1111	0000	0	1	1	1	1	1111	1111	00	1
51.0000		1	1111	0000	1	1	1	1	1	1111	1111	00	1
52.0000		1	1111	0000	1	1	0	0	0	HHHH	HLHL	00	1
53.0000		0	0000	1111	0	1	1	1	1	1111	1111	00	1
54.0000		0	0000	1111	1	1	1	1	1	1111	1111	00	1
55.0000		0	0000	1111	1	1	0	0	0	HHHH	HLHL	00	1
55.0100		*											
55.0200		*											
55.0300		*	THE FIRST FOUR VECTORS ARE REPEATED SO ALL ERRORS ARE										
55.0400		*	SAVED WITH NO ERRORS DETECTED ON A GOOD DEVICE.										
56.0000		0	0000	1111	0	0	0	0	0	0000	0000	00	1
57.0000		0	0000	1111	1	0	0	0	0	HHHH	LLLL	00	1

1 10 0 0
1 1 2
24 1 2345 6789 0 1 2 3 4567 8901 23 4

58.0000 0 0000 1111 0 0 0 0 HHHH LLLL 00 1
59.0000 0 0000 1111 1 0 0 0 HHHH LLLL 00 1
59.0100 *THE FOLLOWING VECTORS CHECK DEVICE CAPABILITY OF
59.0200 * RECEIVING DATA VIA BUS INPUT
59.0300 *

60.0000 0 0000 0000 0 0 0 1 LLLL 0000 00 1
61.0000 0 0000 0000 0 0 0 1 0000 HHHH 00 1
62.0000 0 0000 0000 0 0 0 1 1111 LLLL 00 1
63.0000 0 0000 0000 0 0 0 1 0000 HHHH 00 1
63.0100 *THE FIRST FOUR VECTORS ARE REPEATED SO ALL ERRORS ARE
63.0200 * SAVED WITH NO ERRORS DETECTED ON A GOOD DEVICE
63.0300 *

64.0000 0 0000 0000 0 0 0 1 LLLL 0000 00 1
65.0000 0 0000 0000 0 0 0 1 0000 HHHH 00 1
66.0000 0 0000 0000 0 0 0 1 1111 LLLL 00 1
67.0000 0 0000 0000 0 0 0 1 0000 HHHH 00 1

THIS PAGE IS BEST QUALITY PRACTICABLE
FROM COPY FURNISHED TO DDG

DK0:P2915.PIN:WCI

DATE: 06-FEB-78

TIME: 20:58:24

LINE NUMBER	SECTOR NUMBER	PIN NAME	DUT PIN OR COMMENT
1.0000	1WAI0	P1	RECEIVER LATCH ENABLE-NOT
2.0000	5WAI0	P2	RECEIVER OUTPUT 0
3.0000	9WAI0	P3	R0 INPUT
4.0000	13WAI0	P4	A0 INPUT
5.0000	17WAI0	P5	BUS I/O 0
6.0000	21WAI0	P6	GROUND 1
7.0000	25WAI0	P7	BUS I/O 1
8.0000	29WAI0	P8	A1 INPUT
9.0000	33WAI0	P9	R1 INPUT
10.0000	37WAI0	P10	RECEIVER OUTPUT 1
11.0000	41WAI0	P11	BUS ENABLE-NOT
12.0000	45WAI0	P12	OUTPUT ENABLE-NOT
13.0000	49WAI0	P13	SELECT A OR B INPUTS
14.0000	53WAI0	P14	RECEIVER OUTPUT 2
15.0000	57WAI0	P15	R2 INPUT
16.0000	61WAI0	P16	A2 INPUT
17.0000	2XAI0	P17	BUS I/O 2
18.0000	6XAI0	P18	GROUND 2
19.0000	10XAI0	P19	BUS I/O 3
20.0000	14XAI0	P20	A3 INPUT
21.0000	18XAI0	P21	R3 INPUT
22.0000	22XAI0	P22	RECEIVER OUTPUT 3
23.0000	26XAI0	P23	DRIVER CLOCK INPUT
24.0000	30XAI0	P24	POWER VCC INPUT

ii. Tektronix 3260 test for the 2916

**The following pages contain the test program, pattern file,
and pin assignment program for the 2916.**

OK0:P2916A.F01:ACT DATE: 22-FEB-78 TIME: 13:48:42 PAGE 1

1.0100 * THIS TEST IS FOR THE 2916 DEVICE
1.0200 * WRITTEN BY L.W.ROLIER
1.0300 * PIN ASSIGNMENT TABLE FOR THIS DEVICE IS P2916.PIN:WCT
1.0400 * TEST PATTERN FILE NAME FOR THIS DEVICE IS P2916.PAT:WCT
1.0500 * SOCKET CARD USED FOR THIS DEVICE IS S/N 2010
1.0600

1.0700 * TABLE OF CONTENTS
1.0800 * PART DESCRIPTION OF CONTENTS
1.0900

1.1000 * 2 PINLISTS, ARRAYS, AND CONSTANTS
1.1100 * 3 FUNCTIONAL TESTS
1.1200 * 485 OUTPUT LEAKAGE CURRENT TESTS
1.1300 * 50 READ, SORT, AND PRINT FAILURES FROM FUNCTIONAL TEST

2.0100 PINLIST CNT = P1,P11,P23,P13
2.0200 PINLIST ADRS = P4,P3,PA,P9,P16,P15,P20,P21
2.0300 PINLIST INSI = CNT,ADRS
2.0400 PINLIST HUS = P5,P7,P17,P19
2.0510 PINLIST INS2 = CNT,ADRS,HUS
2.0600 PINLIST REC = P2,P10,P14,P22
2.0700 PINLIST PAR = P12
2.0800 PINLIST OUTSI = HUS,REC,PAR
2.0910 PINLIST OUTSP = REC,PAR
2.0900 PINLIST ALL = P1,P2,P3,P4,P5,P7,PA,P9,P10,P11/
2.1000 P12,P13,P14,P15,P16,P17,P19,P20,P21,P22,P23
2.1100

2.1200 * THIS UNDERSOCKET RIT OPENS GROUND CONVECTION TO OUT PIN 12
2.1300

2.1500 SUBROUTINE EVS6(0),DVS6(0):MC3
2.1600 FUNCTION MVS6(V),TVS6(0):MC3
2.1700 SUBROUTINE CRDATE(V),CWTIME(V):TIME
2.1800 FUNCTION GETRIT(I,V,V,V):HARRAY
2.1900 SUBROUTINE HARRAY(I,V,V,V):HARRAY
2.2000 SUBROUTINE SREAD(P,V,V,V,V,I,V):SREAD
2.2100 IARRAY HEP(AS),PIN(10),C(70),D(70)

```

2.2200 ARRAY F(70,10),V(50)
2.2300 HARRAY(MEM,2,9,66)
2.2400 ARRAY VALUE(11,12)
2.2500
2.2600 * ASSIGNMENTS ARE AS FOLLOWS
2.2700
2.2800 * LUN DATA OUTPUT
2.2900
2.3000 * 3 SELECTION QUERY
2.3100 * 4 TEST SUMMARY
2.3200 * 5 DATA ON A SPECIFIC PARAMETER
2.3300 *
2.3400 * LABEL DATE AND TIME DATA IS TAKEN
2.3500 *
2.3600 PRINT <5> ERASE
2.3700 PRINT <5> CR,"DATE: "
2.3800 CRDATE(5)
2.3900 PRINT <5> CR,"TIME: "
2.4000 CRTIME(5)
2.4100 PRINT <5> CR
2.4200 PRINT <5> CR,CR,"THIS TEST IS FOR THE 2916 DEVICE",CR,CR

3.0100 INITIALIZE
3.0150 UNDESOCKET #000001
3.0200 CONNECT INPUT TO GROUND ON P6
3.0300 CONNECT INPUT TO GROUND ON P1A
3.0400 VS6 = 4.5V AT 95MA
3.0500 EVS6
3.0600 X = MVS6(10)
3.0700 Y = IVS6
3.0800 IF(5MACV<95MA) 3.13,3.13,3.09
3.0900 PRINT <4> "DEVICE DRAWS MORE THAN 95MA OF CURRENT"
3.1000 PRINT <4> CR,CR,"CHECK TO ENSURE DEVICE IS INSTALLED CORRECTLY",CR
3.1100 DVS6
3.1200 STOP
3.1300 IF(4.455V<X<4.545V)3.14,3.2,3.17
3.1400 PRINT <4> "SUPPLY VOLTAGE IS <4.455V",CR
3.1500 DVS6

```



```

3.1600 STOP
3.1700 PRINT <4> "SUPPLY VOLTAGE IS > 4.545V",CR
3.1800 DVS6
3.1900 STOP
3.2000 CONTINUE
3.2100 CYCLE = 500NS
3.2200 WICOMPARE = 200NS FOR 100NS
3.2300 LOCOMPARE = 200NS FOR 100NS
3.2400 CONNECT INPUT TO DRIVER ON INS1
3.2500 CONNECT OUTPUT TO COMPARTOR ON OUTS1
3.2600 WICOMPARE = 2.4V ON OUTS1
3.2700 WICOMPARE = 2.5V ON PAR
3.2800 LOCOMPARE = 0.4V ON OUTS1
3.2900 WIDRIVE = 2.0V ON INS1
3.3000 LODRIVE = 0.4V ON INS1
3.3100 LOAD OTSK P2916 TO ALL WITH FI,CM
3.3200 FORCE INS1 WITH PATTERN
3.3300 COMPARE OUTS1 WITH PATTERN
3.3400 MASK OUTS1 WITH PATTERN
3.3500 MOVE REGISTER (63) TO ALL WITH FI,CM AND SAVE ERRORS
3.3510 H = 59
3.3520 K = 0
3.3530 A=1
3.3600 F=ERROR
3.3700 IF (NOT F)3.39
3.3800 GO TO 50.03
3.3900 PRINT <4> "PASSED FUNCTIONAL TEST PART 1 ",CR
3.4000 CONTINUE
3.4200 DISCONNECT OUTPUT FROM COMPARTOR ON BUS
3.4210 FORCE P11 WITH ONE
3.4300 CONNECT INPUT TO DRIVER ON BUS
3.4700 WIDRIVE = 2.0V ON BUS
3.4800 LODRIVE = 0.4V ON BUS
3.4900 LOAD OTSK P2916 (64,71) TO ALL WITH FI,CM
3.5000 FORCE INS2 WITH PATTERN
3.5100 COMPARE OUTS2 WITH PATTERN
3.5200 MASK OUTS2 WITH PATTERN
3.5250 MASK BUS WITH ONE

```

```

3.5300 MOVE REGISTER (A) TO ALL WITH FI,CM AND SAVE ERRORS
3.5310 M = 4
3.5320 K = 43
3.5400 G=ERROR
3.5410 F = F+G
3.5500 IF (OUT 6)3.0
3.5600 GOTO 50.01
3.6000 PRINT <4> "PASSED FUNCTIONAL TEST PART 2",CM
3.7000 IF (F) 50.18

4.0100 *
4.0200 * SETUP FOR OUTPUT LEAKAGE CURRENT ON OUTPUTS WHICH WERE HIGH
4.0300 * IMPEADANCE STATE IN FUNCTIONAL TESTS
4.0400 DISCONNECT OUTPUT FROM COMPARATOR ON OUTS2
4.0410 DISCONNECT INPUT FROM DRIVER ON BUS
4.0500 VS4=5.5V AT 95MA
4.0600 X=4VS6(10)
4.0700 IF (5.445V<X<5.555V)4.1
4.0800 PRINT <4> CR,"** FAILED POWER SUPPLY VERIFICATION TEST **"
4.0900 STOP
4.1000 LOAD DISK P291A TO ALL WITH FI,CM
4.1100 WIDRIVE =2.0V ON INS1
4.1200 LDRIVE =0.4V ON INS1
4.1300 FORCE INS1 WITH PATTERN
4.1400 Z=9
4.1500 P=1
4.1600 CALL 5.01
4.1700 Z=15
4.1800 P=2
4.1900 CALL 5.01
4.2000 Z=21
4.2100 P=3
4.2200 CALL 5.01
4.2300 Z=27
4.2400 P=4
4.2500 CALL 5.01
4.2600 Z=29
4.2700 P=5

```



```

4.2400 CALL 5.01
4.2400 Z=46
4.3000 P=6
4.3100 CALL 5.01
4.3200 Z=47
4.3300 P=7
4.3400 CALL 5.01
4.3500 Z=50
4.3600 P=4
4.3700 CALL 5.01
4.3800 Z=51
4.3900 P=9
4.4000 CALL 5.01
4.4000 GOTO 6.02

```

```

5.0100 * THE FOLLOWING STORES OUTPUT LEAKAGE CURRENTS ON HUS OUTPUTS
5.0200 V(P)=Z
5.0300 MOVE REGISTER (Z) TO ALL WITH FI,CM
5.0400 LOOP 5.11 I = 1,4
5.0500 SETUP TO MEASURE CURRENT ON HUS(I) FROM VS4=4.5V AT 300UA
5.0600 VALUE(P,I+4)=CURRENT
5.0700 VS4 = 2.4V AT 100UA
5.0800 VALUE(P,I+4)=CURRENT
5.0900 VS4=0.4V AT 300UA
5.1000 VALUE(P,I)=CURRENT
5.1100 UNSFT TO MEASURE CURRENT ON HUS(I) FROM VS4
5.1200 RETURN
5.1300

```

```

6.0100 * FOLLOWING PRINTS OUTPUT LEAKAGE CURRENTS AND DEFINES FAILURES
6.0200 PRINT <5> CR," OUTPUT LEAKAGE CURRENT TEST RESULTS",CR,CR
6.0300 PRINT <5> "HUS OUTPUTS",CR
6.0400 PRINT <5> "VECTOR# OUTPUT# V0=0.4V V0=2.4V V0=4.5V",CR
6.0500 PRINT <5> " LIMITS ARE = 200UA 50UA 100UA",CR
6.0600 P=0
6.0700 LOOP 6.29 P=1,9
6.0800 PRINT <5> CR,V(P):I2
6.0900 LOOP 6.28 I=1,4

```

```

6.1000 PRINT <5> " ",(I-1):11," ",VALUE(P,I)
6.1100 IF (-200UA<VALUE(P,I)<200UA) 6.15
6.1200 PRINT <5> " FAILED "
6.1300 H=1
6.1400 GOTO 6.16
6.1500 PRINT <5> " "
6.1600 PRINT <5> VALUE(P,I+4)
6.1700 IF (-50UA<VALUE(P,I+4.01)<50UA) 6.21
6.1800 PRINT <5> " FAILED "
6.1900 H=1
6.2000 GOTO 6.22
6.2100 PRINT <5> " "
6.2200 PRINT <5> VALUE(P,I+8)
6.2300 IF (-100US<VALUE(P,I+8)<100UA) 6.27
6.2400 PRINT <5> " FAILED "
6.2500 H=1
6.2600 GOTO 6.28
6.2700 PRINT <5> " "
6.2800 PRINT <5> CR," "
6.2900 CONTINUE
6.3000 PRINT <4> CR,CR,CR,"SUMMARY OF TEST RESULTS",CR,CR
6.3100 PRINT <4> "*****",CR
6.3200 S=0
6.3300 IF (NOT F) 6.47
6.3400 PRINT <4> " " FAILED FUNCTIONAL TESTS
6.3500 S=1
6.3600 GOTO 6.38
6.3700 PRINT <4> " " PASSED FUNCTIONAL TESTS
6.3800 IF (NOT H) 6.42
6.3900 PRINT <4> " " FAILED OUTPUT LEAKAGE TEST ON BUS OUTPUTS
6.4000 S=1
6.4100 GOTO 6.43
6.4200 PRINT <4> " " PASSED OUTPUT LEAKAGE TEST ON BUS OUTPUTS
6.4300 PRINT <4> "*****",CR,CR
6.4400 IF (S EQ 0) 6.47
6.4500 DISPLAY 00,FAIL
6.4600 GOTO 6.48
6.4700 DISPLAY 00,PASS
6.4800 STOP

```



```

50.0100 *      SORT FAILING FUNCTIONAL TEST DATA
50.0200 *
50.0210      SREAD (OUTS2,0,0,5,M,HER,2)
50.0230      GOTO 50.06
50.0300      SREAD (OUTS1,1,9,5,M,HER,2)
50.0400      PRESET PIN(1)=5,7,17,19,2,10,14,22,12
50.0600      LOOP 50.17 J=1,M
50.0700      S=0
50.0800      LOOP 50.12 I=1,9
50.0900      IF (NOT GETBIT(HER,1,I,J)) 50.12
50.1000      S=S+1
50.1100      FF(A,S)=1
50.1200      CONTINUE
50.1300      IF (S EQ 0) 50.17
50.1400      C(A)=J+K
50.1500      N(A)=S
50.1600      A=A+1
50.1700      CONTINUE
50.1710      IF (K EQ 0) 3.4
50.1720      GOTO 3.7
50.1900      A=A-1
50.1900
50.2000      PRINT <5> "THE FOLLOWING FUNCTIONAL TESTS FAILED ",CR
50.2100      PRINT <5> "VECTOR NUMBER : FAILING PINS",CR
50.2200      LOOP 50.26 J=1,A
50.2300      PRINT <5> CR,C(J):1," : "
50.2400      LOOP 50.25 I=1,N(C,J)
50.2500      PRINT <5> PIJ(FF(J,I)):14
50.2600      CONTINUE
50.2700      PRINT <5> CR,"FAILED ",A:1," OUT OF 47 FUNCTIONAL TESTS",CR
50.2800      GOTO 4.01

```

THIS PAGE IS BEST QUALITY PRACTICABLE
FROM COPY FURNISHED TO DDG

DATE 22-FFA-7A

TIME 13:21

PATTERN FILE P2916.PAT:WCT

1 0 0
TO 1 2
21 12345 67890123456 78901

0.0001 *
0.0002 * THE FOLLOWING ARE THE DEVICE PIN NUMBERS
0.0003 *
0.0004 * 11111111 1222
0.0005 * 12345 78901234567 90123

0.0006 *
0.0007 * THE FOLLOWING ARE THE DEVICE PIN NAMES
0.0008 *
0.0009 * 9 8 H H D
0.0010 * R U U O U U R

0.0011 * LRRAS SARHRO RHAS SARRC
0.0012 * E0000 1111E092222 3333P
0.0013 *
1.0000 00100 00100L00100 00100
2.0000 0L10H M01L0L0L10H M01L1

3.0000 0L10H M01L0L0L10H M01L0
4.0000 0L11H M11L0H0L11H M01L0
5.0000 0L10H M11L0H0L11H M11L0
6.0000 0L11H M11L0L0L10H M01L0
7.0000 0H11L L11H0L0L10H M01L1

8.0000 1H11L L11H0L0L10H M01L1
9.0000 1H11L 111H1L0L101 101L1
10.0000 0H11L L11H0L0L10H M01L1
11.0000 0H11L L11H0L0L10H M01L0
12.0000 0H11L L01H0L0L11H M01L0

13.0000 0H11L M01L0L0H11L M01L1
14.0000 1H11L M01L0L0H11L M01L1
15.0000 1H11L 101L1L0H11L 101L1
16.0000 0H11L M01L0L0H11L M01L1
17.0000 0H11L M01L0L0H11L M01L0

18.0000 0H10L M01L0H0H10L M11L0
19.0000 0L10H M01L0H0L10H L11H1
20.0000 1L10H M01L0H0L10H L11H1
21.0000 1L101 101L1H0L101 111H1
22.0000 0L10H M01L0H0L10H L11H1

23.0000 0L10H M01L0H0L10H L11H0
24.0000 0L01H M11L0H1L11H L11H0
25.0000 0L01H L11H0H1H11L L11H1
26.0000 1L01H L11H0H1H11L L11H1

THIS PAGE IS BEST QUALITY PRACTICABLE
FROM COPY FURNISHED TO DDC

1 0 0
TO 1 2
21 12345 67890123456 78901

27.0000 1L011 111H1H1H111 111H1
28.0000 1L111 111H1H1H111 111H1
29.0000 1L01H L11H0H1H11L L11H1
30.0000 1L11H L10H0H1H01L L10H1
31.0000 1L11H L10H0H1H01L L10H0
32.0000 1L11L H10H0H1H01H H10H1
33.0000 0H11L H10L0H1L01H H10L1
34.0000 1H01L H11L0H1L11H H11L1
35.0000 1H01L H11L0H1L11H H11L0
36.0000 1H01H L11L0H1L11L L11L1
37.0000 0L01H L11H0H1H11L L11H0
38.0000 1L01H L11H0L1H11L L10H0
39.0000 1L01H L11H0L1H11L H10H1
40.0000 1L10H L10H0L0H01L H01H0
41.0000 1L10H L10H0L0H01L H01H1
42.0000 0L01H L10H0L1H10L H01L0
43.0000 0L01H H10L0L1H10L L01H1
44.0000 1L10H H01L0H1H01L L01H0
45.0000 1L10L L01L0H1H01H L01H1
46.0000 1L101 101L1L0H101 101H0
47.0000 1L101 101L1L0H101 101H1
48.0000 0L10H H01L0L0L10H H01L1
49.0000 1L01H H10L0L1L01H H10L0
50.0000 1L011 110L1L1L011 110L0
51.0000 1L011 110L1L1L011 110L1
52.0000 0L10H H01L0L1L10H H01L0
53.0000 0H10L L01H0L1H10L L01H1
54.0000 1H01L L10H0L1H01L L10H0
55.0000 1H01H H10H0L1H01H H10H1
56.0000 1H01H H10H0L0H01H H10H0
57.0000 1H01L L10H0L0H01L L10H1
58.0000 1H01L L10H0H0H01L L01H0
59.0000 1H01L L10H0H0H01L H01H1

59.0100 *
59.0200 *
59.0300 *
59.0400 *
59.0500 *

*THE FIRST FOUR VECTORS ARE REPEATED SO ALL ERRORS ARE SAVED
* WITH NO ERRORS DETECTED ON A GOOD DEVICE.

THIS PAGE IS BEST QUALITY PRACTICABLE
FROM COPY FURNISHED TO DDG

1 0 0
TO 1 2
21 12345 67890123456 78901

60.0000 00100 00100L00100 00100
61.0000 0L10H H01L0L0L10H H01L1
62.0000 0L10H H01L0L0L10H H01L0
63.0000 0L11H H11L0H0L11H H01L0

63.1000 *THE FOLLOWING VECTORS CHECK DEVICE CAPABILITY OF

63.2000 * RECEIVING DATA VIA BUS INPUT

64.0000 0000H H000100000H H0000
65.0000 0H000 000H1L0H000 000H0
66.0000 0L001 100L1L0L001 100L0
67.0000 0H000 000H1L0H000 000H0

67.0100 *

67.0200 *THE FIRST FOUR VECTORS ARE REPEATED SO ALL ERRORS ARE SAVED

67.0300 * WITH NO ERRORS DETECTED ON A GOOD DEVICE

68.0000 0000H H000100000H H0000
69.0000 0H000 000H1L0H000 000H0
70.0000 0L001 100L1L0L001 100L0
71.0000 0H000 000H1L0H000 000H0

THIS PAGE IS BEST QUALITY PRACTICABLE
FROM COPY FURNISHED TO DDC

DK0:P2916.PIN:WCT

DATE: 06-FEB-78

TIME: 20:50:02

LINE NUMBER	SECTOR NUMBER	PIN NAME	DUT PIN OR COMMENT
1.0000	1WAI0	P1	RECEIVER LATCH ENABLE
2.0000	5WAI0	P2	R0
3.0000	9WAI0	P3	R0
4.0000	13WAI0	P4	A0
5.0000	17WAI0	P5	BUS0
6.0000	21WAI0	P6	GROUND 1
7.0000	25WAI0	P7	BUS1
8.0000	29WAI0	P8	A1
9.0000	33WAI0	P9	R1
10.0000	37WAI0	P10	R1
11.0000	41WAI0	P11	BUS ENABLE
12.0000	45WAI0	P12	ODD PARITY
13.0000	49WAI0	P13	SELECT
14.0000	53WAI0	P14	R2
15.0000	57WAI0	P15	B2
16.0000	61WAI0	P16	A2
17.0000	2XAI0	P17	BUS2
18.0000	6XAI0	P18	GROUND 2
19.0000	10XAI0	P19	BUS3
20.0000	14XAI0	P20	A3
21.0000	18XAI0	P21	B3
22.0000	22XAI0	P22	R3
23.0000	26XAI0	P23	DRIVER CLOCK
24.0000	30XAI0	P24	VCC

iii. Tektronix 3260 test for the 2917

**The following pages contain the test program, pattern file,
and pin assignment program for the 2917.**

000:P2917.F01:ACT DATE: 22-444-7M TIME: 13:45:27 PAGE 1

THIS TEST IS FOR THE 2917 DEVICE

WRITTEN BY L.V. ROLLER

PIN ASSIGNMENT TABLE FOR THIS DEVICE IS P2917.PIN:MCT

TEST PATTERN FILE NAME FOR THIS DEVICE IS P2917.PAT:MCT

SOCKET CARD USED FOR THIS DEVICE IS S/V 2011

TABLE OF CONTENTS

PART DESCRIPTION OF CONTENTS

1.0100 *	2	PINLISTS, ARRAYS, AND CONSTANTS
1.0200 *	3	FUNCTIONAL TESTS
1.0300 *	485	OUTPUT LEAKAGE CURRENT TESTS
1.0400 *	50	SORT ERRORS FROM FUNCTIONAL TESTS AND PRINT SORTED DATA

2.0100	PINLIST DELK = P19
2.0200	PINLIST EN = P1,P9,P11
2.0300	PINLIST ADMS = P3,P7,P13,P17
2.0400	PINLIST BUS = P4,P6,P14,P16
2.0500	PINLIST REC = P2,P8,P12,P18
2.0600	PINLIST PAR = P10
2.0700	PINLIST OUTS1 = BUS,REC,PAR
2.0800	PINLIST OUTS2 = REC,PAR
2.0900	PINLIST ALL = P1,P2,P3,P4,P6,P7,P8,P9,P10,P11,P12,P13/
2.1000	P14,P16,P17,P18,P19
2.1100	PINLIST INS1 = DELK,EN,ADMS
2.1110	PINLIST INS2 = DELK,EN,ADMS,BUS
2.1200	SUBROUTINE FVS6(0),OVS6(0):MCT3
2.1300	FUNCTION VWS6(V),IVS6(0):MCT3
2.1400	SUBROUTINE CDATE(V),CRTIME(V):TIME
2.1500	FUNCTION GETBIT(I,V,V,V):HARRAY
2.1600	SUBROUTINE HARRAY(I,V,V,V):HARRAY
2.1700	SUBROUTINE SREAD(P,V,V,V,V,I,V):SREAD
2.1800	TABLE HERR(44),P14(10),C(60),D(60)
2.1900	ARRAY FF(60,10),V(50)
2.2000	HARRAY(HERR,2,9,52)

```

2.2100 ARRAY VALUE(11,12)
2.2200
2.2300 * ASSIGNMENTS ARE AS FOLLOWS
2.2400
2.2500 * LUN DATA OUTPUT
2.2600
2.2700 * 3 SELECTION QUERY
2.2800 * 4 TEST SUMMARY
2.2900 * 5 DATA ON A SPECIFIC PARAMETER
2.3000 *
2.3100 * LABEL DATE AND TIME DATA IS TAKEN
2.3200 *
2.3250 PRINT <5> ERASE
2.3300 PRINT <5> CR,"DATE: "
2.3400 CRDATE(5)
2.3500 PRINT <5> CR,"TIME: "
2.3600 CRTIME(5)
2.3700 PRINT <5> CR,CR,"THIS TEST IS FOR THE 2917 DEVICE",CR,CR

3.0100 INITIALIZE
3.0200 CONNECT INPUT TO GROUND ON P5
3.0300 CONNECT INPUT TO GROUND ON P15
3.0400 VS6 = 4.5V AT 95MA
3.0500 EVS6
3.0550 IG = 300UA
3.0600 X = MVS6(10)
3.0700 Y = IVS6
3.0800 IF(5MA<Y<95MA) 3.13,3.13,3.09
3.0900 PRINT <4> "DEVICE DRAWS MORE THAN 95MA OF CURRENT"
3.1000 PRINT <4> CR,CR,"CHECK TO ENSURE DEVICE IS INSTALLED CORRECTLY",CR
3.1100 DVS6
3.1200 STOP
3.1300 IF(4.455V<X<4.545V)3.14,3.2,3.17
3.1400 PRINT <4> "SUPPLY VOLTAGE IS <4.455V",CR
3.1500 DVS6
3.1600 STOP
3.1700 PRINT <4> "SUPPLY VOLTAGE IS > 4.545V",CR
3.1800 DVS6

```


3.1900	STOP
3.2000	CONTINUE
3.2100	CYCLE = 500NS
3.2200	HICOMPARE = 200NS FOR 100NS
3.2300	LOCMPARE = 200NS FOR 100NS
3.2400	CONNECT INPUT TO DRIVER ON INS1
3.2500	CONNECT OUTPUT TO COMPARETOR ON OUTS1
3.2600	HICOMPARE = 2.4V ON OUTS1
3.2700	HICOMPARE = 2.5V ON PAR
3.2800	LOCMPARE = 0.4V ON OUTS1
3.2900	HIDRIVE = 2.0V ON INS1
3.3000	LODRIVE = 0.4V ON INS1
3.3100	LOAD DISK P2917 TO ALL WITH FI,CM
3.3200	FORCE INS1 WITH PATTERN
3.3300	COMPARE OUTS1 WITH PATTERN
3.3400	MASK OUTS1 WITH PATTERN
3.3500	MOVE REGISTER (52) TO ALL WITH FI,CM AND SAVE ERRORS
3.3510	M = 4H
3.3520	K = 0
3.3530	A = 1
3.3600	F=FROM
3.3610	CLEAR ERROR
3.3700	IF (NOT F) 3.4
3.3900	GO TO 50.03
3.4000	PRINT "<M>" PASSED FUNCTIONAL TEST PART 1 ",CM
3.4100	CONTINUE
3.4300	DISCONNECT OUTPUT FROM COMPARETOR ON BUS
3.4305	HIDRIVE=2.4V ON PQ
3.4310	FORCE PQ WITH ONE
3.4400	CONNECT INPUT TO DRIVER ON BUS
3.4400	HIDRIVE = 2.0V ON BUS
3.4900	LODRIVE = 0.4V ON BUS
3.5000	LOAD DISK P2917 (53,60) TO ALL WITH FI,CM
3.5100	FORCE INS2 WITH PATTERN
3.5150	IMBATT INS2 WITH PATTERN
3.5200	COMPARE OUTS2 WITH PATTERN
3.5250	MASK BUS WITH ONE
3.5300	MASK OUTS2 WITH PATTERN

```

3.5310      CLEAR ERROR
3.5400      MOVE REGISTER (R) TO ALL WITH FI,CM AND SAVE ERRORS
3.5410      M = 4
3.5420      K = 52
3.5500      G=ERROR
3.5510      F = F+G
3.5600      IF (NOT G)3.6
3.5610      GOTO 50.01
3.6000      PRINT <4> "PASSED FUNCTIONAL TEST PART 2",CR
3.7000      IF(F)50.1H

4.0010 *    FOLLOWING PERFORMS OUTPUT LEAKAGE CURRENT TESTS ON
4.0020 *    OUTPUTS WHICH WERE HIGH IMPEDANCE STATE IN THE FUNCTION TESTS
4.0030

4.0100      DISCONNECT OUTPUT FROM COMPARATOR ON OUTS1
4.0110      DISCONNECT INPUT FROM DRIVER ON INS2
4.0200      VS6=5.5V AT 95MA
4.0300      X=VVS6(10)
4.0400      IF (5.445V<X<5.555V)4.07
4.0500      PRINT <4> CR,"**FAILED POWER SUPPLY VERIFICATION TEST**"
4.0600      STOP
4.0700      WDRIVE =2.0V ON INS1
4.0800      LDRIVE = 0.8V ON INS1
4.0900      LOAD DISK P2417 TO ALL WITH FI,CM
4.1000      FORCE INS1 WITH PATTERN
4.1100      Z=9
4.1200      P=1
4.1300      CALL 5.01
4.1400      Z=10
4.1500      P=2
4.1600      CALL 5.01
4.1700      P=11
4.1800      CALL 5.29
4.1900      Z=16
4.2000      P=3
4.2100      CALL 5.01
4.2200      Z=17
4.2300      P=4

```


THIS PAGE IS BEST QUALITY PRACTICABLE
FROM COPY FURNISHED TO DDC

4.2400	CALL 5.01
4.2500	P=12
4.2600	CALL 5.29
4.2700	Z=23
4.2800	P=5
4.2900	CALL 5.01
4.3000	Z=24
4.3100	P=6
4.3200	CALL 5.01
4.3300	P=13
4.3400	CALL 5.29
4.3500	Z=30
4.3600	P=7
4.3700	CALL 5.01
4.3800	Z=31
4.3900	P=8
4.4000	CALL 5.01
4.4100	Z=43
4.4200	P=9
4.4300	CALL 5.01
4.4400	P=14
4.4500	CALL 5.29
4.4600	Z=44
4.4700	P=10
4.4800	CALL 5.01
4.4900	P=15
4.5000	CALL 5.29
4.5100	Z=47
4.5200	P=16
4.5300	CALL 5.29
4.5400	Z=48
4.5500	P=17
4.5600	CALL 5.29
4.5700	GOTO 6.01

5.0010 * OUTPUT LEAKAGE CURRENT MEASUREMENTS WITH CURRENT RANGE STEPPED
5.0020 * DOWN TO OBTAIN BETTER ACCURACY MEASUREMENTS AND RESOLUTION
5.0030

```

5.0100 * THE FOLLOWING STORES OUTPUT LEAKAGE CURRENTS ON BUS OUTPUTS
5.0200 V(P)=Z
5.0300 MOVE REGISTER (Z) TO ALL WITH F1,CM
5.0400 LOOP 5.26 I = 1,4
5.0450 RG = 999UA
5.0500 SETUP TO MEASURE CURRENT ON BUS(I) FROM VS4=4.5V AT RG
5.0600 VALUE(P,I+4)=CURRENT
5.0650 UNSET TO MEASURE CURRENT ON BUS(I) FROM VS4
5.0700 IF (-RG/10 < VALUE(P,I+4) < RG/10) 5.08,5.12
5.0800 IF (RG LT 999) 5.12
5.0900 RG = RG/10
5.1000 GOTO 5.05
5.1100 RG = 99UA
5.1200 SETUP TO MEASURE CURRENT ON BUS(I) FROM VS4=2.4V AT RG
5.1300 VALUE(P,I+4)=CURRENT
5.1400 UNSET TO MEASURE CURRENT ON BUS(I) FROM VS4
5.1450 IF (-RG/10 < VALUE(P,I+4) < RG/10) 5.16, 5.19
5.1500 IF (RG LT 999) 5.19
5.1600 RG = RG/10
5.1700 GOTO 5.13
5.1800 RG = 999UA
5.1900 SETUP TO MEASURE CURRENT ON BUS(I) FROM VS4=0.4V AT RG
5.2000 VALUE(P,I)=CURRENT
5.2100 UNSET TO MEASURE CURRENT ON BUS(I) FROM VS4
5.2150 IF (-RG/10 < VALUE(P,I) < RG/10) 5.23,5.26
5.2200 IF (RG LT 999) 5.26
5.2300 RG = RG/10
5.2400 GOTO 5.2
5.2500 CONTINUE
5.2600 RETURN
5.2700
5.2800
5.2900 * THE FOLLOWING STORES OUTPUT LEAKAGE CURRENTS ON REC OUTPUTS
5.3000 V(P)=Z
5.3100 LOOP 5.47 I = 1,4
5.3200 RG = 99UA
5.3250 SETUP TO MEASURE CURRENT ON REC(I) FROM VS4=2.4V AT RG
5.3300 VALUE(P,I+4)=CURRENT
5.3400

```



```

5.3450 UNSET TO MEASURE CURRENT ON REC(I) FROM VS4
5.3500 IF (-RG/10 < VALUE(P,I+4) < RG/10) 5.36,5.4
5.3600 IF (RG LT 9AV) 5.4
5.3700 RG = RG/10
5.3800 GOTO 5.33
5.3900 RG = 99UA
5.4000 SETUP TO MEASURE CURRENT ON REC(I) FROM VS4=0.4V AT RG
5.4100 VALUE(P,I)=CURRENT
5.4200 UNSET TO MEASURE CURRENT ON REC(I) FROM VS4
5.4300 IF (-RG/10 < VALUE(P,I) < RG/10) 5.44,5.47
5.4400 IF (RG LT 9AV) 5.47
5.4500 RG = RG/10
5.4600 GOTO 5.41
5.4700 CONTINUE
5.4800 RETURN

```

VO=4.5V",CR
100UA"

VO=2.4V
50UA

```

6.0010 * FOLLOWING PRINTS OUTPUT LEAKAGE CURRENTS AND DEFINES FAILURES
6.0100 PRINT <5> CH,CR,"OUTPUT LEAKAGE CURRENT TEST RESULTS",CR,CR
6.0200 PRINT <5> " BUS OUTPUT RESULTS",CR
6.0300 PRINT <5> " VECTOR # OUTPUT # VO=0.4V VO=2.4V
6.0320 B=0
6.0350 PRINT <5> " LIMITS ARE = 200UA 50UA
6.0400 LOOP 6.2 P=1,10
6.0500 PRINT <5> CR," ",V(P):I2
6.0600 LOOP 6.19 I=1,4
6.0700 PRINT <5> " ",(I-1):I1," ",VALUE(P,I)
6.0800 IF (-200UA < VALUE(P,I) < 200UA) 6.105
6.0900 PRINT <5> " FAILED "
6.1000 B=1
6.1010 GOTO 6.11
6.1050 PRINT <5> "
6.1100 PRINT <5> VALUE(P,I+4)
6.1200 IF (-50UA < VALUE(P,I+4.01) < 50UA) 6.145
6.1300 PRINT <5> " FAILED "
6.1400 B=2+1
6.1410 GOTO 6.15
6.1450 PRINT <5> "
6.1500 PRINT <5> VALUE(P,I+4)

```

```

6.1500 IF (-100US<VALUE(P,I+8)<100UA) 6.19
6.1700 PRINT <5> " FAILED"
6.1800 R=1
6.1900 PRINT <5> CR," "
6.2000 CONTINUE
6.2100 PRINT <5> CR,CR," RECEIVER OUTPUT RESULTS",CR
6.2200 PRINT <5> " VECTOR# OUTPUT# VN=0.4V
6.2250 PRINT <5> " LIMITS ARE = 20UA
6.2300 LOOP 6.35 P=1,17 "V(P):12
6.2400 PRINT <5> CR,"
6.2500 LOOP 6.34 I=1,4
6.2600 PRINT <5> " "(I-1):11," ",VALUE(P,I)
6.2700 IF (-20UA<VALUE(P,I)<20UA) 6.295
6.2800 PRINT <5> " FAILED "
6.2900 R=1
6.2910 GOTO 6.3
6.2950 PRINT <5> " "
6.3000 PRINT <5> " ",VALUE(P,I+4)
6.3100 IF (-20UA<VALUE(P,I+4)<20UA ) 6.34
6.3200 PRINT <5> " FAILED"
6.3300 R=1
6.3400 PRINT <5> CR," "
6.3500 CONTINUE
6.3600 PRINT <4> CR,CR,CR,"SUMMARY OF TEST RESULTS",CR,CR
6.3650 PRINT <4> "*****",CR
6.3680 S=0
6.3700 IF (NOT F) 6.4
6.3800 PRINT <4> " " FAILED FUNCTIONAL TESTS
6.3850 S=1
6.3900 GOTO 6.41
6.4000 PRINT <4> " " PASSED FUNCTIONAL TESTS
6.4100 IF (NOT R) 6.44
6.4200 PRINT <4> " " FAILED OUTPUT LEAKAGE TEST ON RUS OUTPUTS
6.4250 S=1
6.4300 GOTO 6.45
6.4400 PRINT <4> " " PASSED OUTPUT LEAKAGE TEST ON RUS OUTPUTS
6.4500 IF (NOT R) 6.44
6.4600 PRINT <4> " " FAILED OUTPUT LEAKAGE TEST ON RECEIVER OUTPUTS

```

VN=2.4V",CR
20UA"


```

6.4650 S=1
6.4700 GOTO 6.4A5
6.4800 PRINT <4> "*" PASSED OUTPUT LEAKAGE TEST ON RECIVER OUTPUTS "*" CR
6.4850 PRINT <4> "*****"
6.4855 IF (S EQ 0) 6.4A9
6.4856 DISPLAY 00,FAIL
6.4857 GOTO 6.49
6.4890 DISPLAY 00,PASS
6.4900 STOP

```

SORT FAILING FUNCTIONAL TEST DATA

```

50.0100 *
50.0200 *
50.0210 SREAD (OUTSP,0,0,5,M,HEW,2)
50.0230 GOTO 50.06
50.0300 SREAD (OUTS1,1,9,5,M,HEW,2)
50.0400 PRESET MIN(1)=4,6,14,16,2,8,12,18,10
50.0600 LOOP 50.17 J=1,M
50.0700 S=0
50.0800 LOOP 50.12 I=1,9
50.0900 IF (NOT GETBIT(HEP,1,1,J)) 50.12
50.1000 S=S+1
50.1100 FF(A,S)=1
50.1200 CONTINUE
50.1300 IF (S EQ 0) 50.17
50.1400 C(A)=J+K
50.1500 O(A)=S
50.1600 A=A+1
50.1700 CONTINUE
50.1710 IF (K EQ 0) 5.41
50.1720 GOTO 3.7
50.1800 A=A-1
50.1900
50.2100 PRINT <5> "THE FOLLOWING FUNCTIONAL TESTS FAILED ",CR
50.2200 PRINT <5> "VECTOR NUMBER : FAILING PINS",CR
50.2300 LOOP 50.27 J=1,A
50.2400 PRINT <5> CH,C(J):J," : "
50.2500 LOOP 50.26 I=1,O(J)
50.2600 PRINT <5> PIJ(FF(J,I)):I4

```

THIS PAGE IS BEST QUALITY PRACTICABLE
FROM COPY FURNISHED TO DDC

50.2700 CONTINUED
50.2750 PRINT <5> CR,CR," FAILED "A:I," OUT OF 56 FUNCTIONAL TESTS",CR,CR
50.2800 GOIN 4.01

DATE 22-FEB-74

TIME 13:23

PATTERN FILE

P2917.PAT:WCT

1 0
TO 1
17 1234 567890123 4567

0.0001 *
0.0002 * THE FOLLOWING ARE THE DEVICE PIN NUMBERS
0.0003 *
0.0004 * 11111 1111
0.0005 *1234 678901234 6789

0.0007 * THE FOLLOWING ARE THE DEVICE PIN NAMES
0.0008 * H H H H H
0.0009 *R H H H H R
0.0010 *LRAS SARBDORAS SAPC
0.0011 *F000 111E0E222 333P

1.0000 0000 0000L0000 0000
2.0000 0L0H H0L0L0L0H H0L1
3.0000 0L0H H0L0L0L0H H0L0
4.0000 0L1H H1L0H0L1H H0L0
5.0000 0L0H H1L0H0L1H H1L0

6.0000 0L1H H1L0L0L0H H0L0
7.0000 0H1L L1H0L0L0H H0L1
8.0000 1H1L L1H0L0L0H H0L1
9.0000 1H11 11H1L0L01 10L1
10.0000 1111 1111L1101 1011

11.0000 0H1L L1H0L0L0H H0L1
12.0000 0H1L L1H0L0L0H H0L0
13.0000 0H1L L0H0L0L1H H0L0
14.0000 0H1L H0L0L0H1L H0L1
15.0000 1H1L H0L0L0H1L H0L1

16.0000 1H11 10L1L0H11 10L1
17.0000 1111 1011L1111 1011
18.0000 0H1L H0L0L0H1L H0L1
19.0000 0H1L H0L0L0H1L H0L0
20.0000 0H0L H0L0H0H0L H1L0

21.0000 0L0H H0L0H0L0H L1H1
22.0000 1L0H H0L0H0L0H L1H1
23.0000 1L01 10L1H0L01 11H1
24.0000 1101 1011H1101 1111
25.0000 0L0H H0L0H0L0H L1H1

26.0000 0L0H H0L0H0L0H L1H1
27.0000 0L0H H1L0H0L1H L1H0
28.0000 0L0H L1H0H0H1L L1H1
29.0000 1L0H L1H0H0H1L L1H1

THIS PAGE IS BEST QUALITY PRACTICABLE
FROM COPY FURNISHED TO DDC

1	TO	0	1
17	1234	567890123	4567
30.0000	1L01	11H1H0H11	11H1
31.0000	1L11	11H1H0H11	11H1
32.0000	1L0H	L1H0H0H1L	L1H1
33.0000	1L1H	L0H0H0H0L	L0H1
34.0000	1L1H	L0H0H0H0L	L0H0
35.0000	1L1L	H0H0H0H0H	H0H1
36.0000	0H1L	H0L0H0L0H	H0L1
37.0000	1H0L	H1L0H0L1H	H1L1
38.0000	1H0L	H1L0H0L1H	H1L0
39.0000	1H0H	L1L0H0L1L	L1L1
40.0000	0L0H	L1H0H0H1L	L1H0
41.0000	1L0H	L1H0L0H1L	L0H0
42.0000	1L0H	L1H0L0H1L	H0H1
43.0000	1101	1011H1101	1010
44.0000	1101	1011H1101	1011
45.0000	0L1H	H1L0L0L1H	H1L0
46.0000	0H1L	L1H0L0H1L	L1H1
47.0000	011L	L110L111L	L110
48.0000	011L	L110L111L	L111
48.0200	*		
48.0300	*		
48.0400	*	THE FIRST FOUR VECTORS ARE REPEATED SO ALL ERRORS ARE	
48.0500	*	SAVED WITH NO ERRORS DETECTED ON A GOOD DEVICE.	
49.0000	0000	0000L0000	0000
50.0000	0L0H	H0L0L0L0H	H0L1
51.0000	0L0H	H0L0L0L0H	H0L0
52.0000	0L1H	H1L0H0L1H	H0L0
52.0100	*	THE FOLLOWING VECTORS CHECK DEVICE CAPABILITY OF	
52.0200	*	RECEIVING DATA VIA HIS INPUT	
53.0000	000H	H0010000H	H000
54.0000	0H00	00H1L0H00	00H0
55.0000	0L01	10L1L0L01	10L0
56.0000	0H00	00H1L0H00	00H0
56.0100	*		
56.0200	*	THE FIRST FOUR VECTORS ARE REPEATED SO ALL ERRORS ARE	
56.0300	*	SAVED WITH NO ERRORS DETECTED ON A GOOD DEVICE	
57.0000	000H	H0010000H	H000
58.0000	0H00	00H1L0H00	00H0
59.0000	0L01	10L1L0L01	10L0
60.0000	0H00	00H1L0H00	00H0

THIS PAGE IS BEST QUALITY PRACTICABLE
FROM COPY FURNISHED TO DDC

DK0:P2917.PIN:WCT DATE: 06-FEB-78 TIME: 20:50:14

LINE NUMBER	SECTOR NUMBER	PIN NAME	OUT PIN OR COMMENT
1.0000	1WAI0	P1	RECEIVER LATCH ENAHLE
2.0000	5WAI0	P2	R0
3.0000	9WAI0	P3	A0
4.0000	13WAI0	P4	RUS0
5.0000	17WAI0	P5	GROUND 1
6.0000	21WAI0	P6	RUS1
7.0000	25WAI0	P7	A1
8.0000	29WAI0	P8	R1
9.0000	33WAI0	P9	RUS ENAHLE
10.0000	37WAI0	P10	ODD PARITY
11.0000	41WAI0	P11	OUTPUT ENAHLE
12.0000	45WAI0	P12	R2
13.0000	49WAI0	P13	A2
14.0000	53WAI0	P14	RUS2
15.0000	57WAI0	P15	GROUND 2
16.0000	61WAI0	P16	RUS3
17.0000	2XAI0	P17	A3
18.0000	6XAI0	P18	R3
19.0000	10XAI0	P19	DRIVER CLOCK
20.0000	14XAI0	P20	VCC

iv. Socket card wiring lists

The following pages contain the wiring lists for socket cards S/N 2010 and S/N 2011. The former is used for testing the 2915 and 2916 and the latter for the 2917.

SOCKET CARD S/N 2010 WIRING LIST

<u>DUT PIN</u>	<u>To</u>	<u>I/O PIN</u>	<u>SOCKET CARD I/O JUMPERS</u>			
1		1	1 W I	1 W O		
2		5	2 X I	2 X O		
3		9	5 W I	5 W O		
4		13	6 X I	6 X O		
5		17	9 W I	9 W O		
6		21	10 X I	10 X O		
7		25	13 W I	13 W O		
8		29	14 X I	14 X O		
9		33	17 W I	17 W O		
10		37	18 X I	18 X O		
11		41	21 W I	21 W O		
12		45	22 X I	22 X O		
13		49	25 W I	25 W O		
14		53	26 X I	26 X O		
15		57	29 W I	29 W O		
16		61	30 X I	30 X O		
17		2	33 W I	33 W O		
18		6	37 W I	37 W O		
19		10	40 Z I	40 Z O		
20		14	41 W I	41 W O	57 W I	57 W O
21		18	45 W I	45 W O		
22		22	49 W I	49 W O	61 W I	61 W O
23		26	52 Z I	52 Z O		
24		30	53 W I	53 W O		

WIRE ORDER OF WIRING

WIRE ORDER OF WIRING

WIRE ORDER OF WIRING

WIRE ORDER OF WIRING

WIRE ORDER OF WIRING

WIRE ORDER OF WIRING

WIRE ORDER OF WIRING

UNDER SOCKET CONNECTOR WIRING

C A 7	TO	D U T 24	C B 25	TO	C A 13
C A 8		D U T 24	C A 13		C A 14
C A 9		RING gnd	C A 11		C A 12
C A 10		RING gnd	* D U T 6		RING gnd
C B 25		RING gnd	* D U T 18		RING gnd

* 2915 and 2916 Devices Only

SOCKET CARD S/N 2011WIRING LIST

<u>DUT PIN</u>	<u>to</u>	<u>I/O PIN</u>	<u>SOCKET CARD</u>	<u>to</u>	<u>I/O JUMPERS</u>
1		1	1 WI		1 WO
2		5	5 WI		5 WO
3		9	9 WI		9 WO
4		13	13 WI		13 WO
5		17	17 WI		17 WO
6		21	21 WI		21 WO
7		25	25 WI		25 WO
8		29	29 WI		29 WO
9		33	33 WI		33 WO
10		37	37 WI		37 WO
11		41	41 WI		41 WO
12		45	45 WI		45 WO
13		49	49 WI		49 WO
14		53	53 WI		53 WO
15		57	57 WI		57 WO
16		61	61 WI		61 WO
17		2	2 XI		2 XO
18		6	6 XI		6 XO
19		10	10 XI		10 XO
20		14	14 XI		14 XO

UNDER SOCKET CONNECTOR TO DUT PIN AND GROUND

CA7	TO	DUT 20
CA8		DUT 20
CA9		Ring Gnd
CA10		Ring Gnd
CB25		Ring Gnd

MISSION
of
Rome Air Development Center

RADC plans and conducts research, exploratory and advanced development programs in command, control, and communications (C³) activities, and in the C³ areas of information sciences and intelligence. The principal technical mission areas are communications, electromagnetic guidance and control, surveillance of ground and aerospace objects, intelligence data collection and handling, information system technology, ionospheric propagation, solid state sciences, microwave physics and electronic reliability, maintainability and compatibility.

